NDLI: A high-density data path implementation fitting for HTC applications

Content Provider	IEEE Xplore Digital Library
Author	Wenming Li Liang Zhang Ye Xiaochun Da Wang Hao Zhang Zihou Wang Dongrui Fan
Copyright Year	2015
Description	Author affiliation: CNCERT/CC, Beijing, China (Liang Zhang; Zihou Wang) \|\| SKL of Comput. Archit., ICT, Beijing, China (Wenming Li; Ye Xiaochun; Da Wang; Hao Zhang; Dongrui Fan)
Abstract	High Throughput Computing (HTC) applications become the new loadings with the rapid rising of web services. In HTC applications, as we observed, a significant proportion of memory accesses are in small granularity, such as 1B or 2B. However, the link width is usually designed as 128 bits or even larger to achieve high throughput in traditional NoCs. The entire bandwidth is occupied no matter how large the fiit is. Therefore, using traditional NoCs for HTC applications will lead to the waste of bandwidth. In this paper, to address the above-mentioned problem, we proposed High-Density NoC (HD-NoC). In HD-NoC, traditional link is split into several narrow channels, such as 8 or 16 bits. If the slice is 16 bits wide, there will be 8 or more separately self-governed small channels running simultaneously in one direction. Cooperating with our Greedy Transfer Mechanism (GTM), flits in the same direction can be transferred parallel, which will alleviate the congestion and improve effective utilization of bandwidth. Experiments show that for HTC applications, our proposed HD-NoC improves throughput rate by 22.2% in average and 32.4% for Grep application with little extra hardware resources. The HD-NoC is also able to improve throughput rate by 13.5% for traditional SPLASH-2 benchmarks.
Starting Page	1
Ending Page	6
File Size	1415814
Page Count	6
File Format	PDF
e-ISBN	9781509001729
DOI	10.1109/IGCC.2015.7393734
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-12-14
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multiplexing High-density NoC Switches Bandwidth Lead Benchmark testing High performance computing applications Hardware Greedy Transfer Mechanism High throughput computing applications
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Exploiting path diversity for low-latency and high-bandwidth with the dual-path NoC router

An application based MPI message throughput benchmark

High throughput architecture for high performance NoC

Characterization of Input/Output Bandwidth Performance Models in NUMA Architecture for Data Intensive Applications

Exploring Infiniband Hardware Virtualization in OpenNebula towards Efficient High-Performance Computing

Performance Evaluation of Priority and Path Control Schemes for Grid Applications

Unitizing Performance of IaaS Cloud Deployments

Evaluation of Inter- and Intra-node Data Transfer Efficiencies between GPU Devices and their Impact on Scalable Applications

Achieving high throughput for data transfer over ATM networks

A high-density data path implementation fitting for HTC applications

Similar Documents

Exploiting path diversity for low-latency and high-bandwidth with the dual-path NoC router

An application based MPI message throughput benchmark

High throughput architecture for high performance NoC

Characterization of Input/Output Bandwidth Performance Models in NUMA Architecture for Data Intensive Applications

Exploring Infiniband Hardware Virtualization in OpenNebula towards Efficient High-Performance Computing

Performance Evaluation of Priority and Path Control Schemes for Grid Applications

Unitizing Performance of IaaS Cloud Deployments

Evaluation of Inter- and Intra-node Data Transfer Efficiencies between GPU Devices and their Impact on Scalable Applications

Achieving high throughput for data transfer over ATM networks

A high-density data path implementation fitting for HTC applications