NDLI: Introducing FIRESTARTER: A processor stress test utility

Content Provider	IEEE Xplore Digital Library
Author	Hackenberg, D. Oldenburg, R. Molka, D. Schone, R.
Copyright Year	2013
Description	Author affiliation: Center for Inf. Services & High Performance Comput. (ZIH), Tech. Univ. Dresden, Dresden, Germany (Hackenberg, D.; Oldenburg, R.; Molka, D.; Schone, R.)
Abstract	Processor stress test utilities are important tools for a number of different use cases. In particular, cooling systems need to be tested at maximum load in order to ensure that they fulfill their specifications. Additionally, a test system characterization in terms of idle and maximum power consumption is often a prerequisite for energy efficiency research. This creates the need for a simple yet versatile tool that generates near-peak power consumption of compute nodes. While in different research areas tools such as LINPACK and Prime95 are commonly used, these tools are just highly optimized and compute intense routines that solve specific computational problems. As stress test utilities they are unnecessarily hard to use and in many cases unreliable in terms of power consumption maximization. We propose FIRESTARTER, an Open Source tool that is specifically designed to create near-peak power consumption. Our experiments show that this task cannot be achieved with generic high-level language code. We therefore use highly optimized assembly routines that take the specific properties of a given processor microarchitecture into account. A study on four compute nodes with current or last generation x86_64 processors shows that we reliably exceed the power consumption of other stress tests and create very steady power consumption patterns.
Starting Page	1
Ending Page	9
File Size	4335660
Page Count	9
File Format	PDF
ISBN	9781479906239
DOI	10.1109/IGCC.2013.6604507
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-06-27
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Bridges Out of order LINPACK Power demand Microarchitecture FIRESTARTER Ports (Computers) Registers Stress Prime95
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Power-Efficient Co-designed Out-of-Order Processor

Zero-cycle loads: microarchitecture support for reducing load latency

Instruction packing: reducing power and delay of the dynamic scheduling logic

The microarchitecture of a low power register file

Comprehensive study of the features, execution steps and microarchitecture of the superscalar processors

Implementing a Prolog Machine with Multiple Functional Units

Power reduction through work reuse [superscalar processor microarchitecture]

The microarchitecture of a low power register file

Exploiting short-lived variables in superscalar processors

Introducing FIRESTARTER: A processor stress test utility

Similar Documents

A Power-Efficient Co-designed Out-of-Order Processor

Zero-cycle loads: microarchitecture support for reducing load latency

Instruction packing: reducing power and delay of the dynamic scheduling logic

The microarchitecture of a low power register file

Comprehensive study of the features, execution steps and microarchitecture of the superscalar processors

Implementing a Prolog Machine with Multiple Functional Units

Power reduction through work reuse [superscalar processor microarchitecture]

The microarchitecture of a low power register file

Exploiting short-lived variables in superscalar processors

Introducing FIRESTARTER: A processor stress test utility