NDLI: Negatively-correlated redundancy circuits evolution: A novel way of robust analog circuit synthesizing

Content Provider	IEEE Xplore Digital Library
Author	Mingguo Liu Jingsong He
Copyright Year	2010
Description	Author affiliation: Department of Electronic Science and Technology, University of Science and Technology of China, Hefei, China (Mingguo Liu; Jingsong He)
Abstract	Integrated circuit technology has been dramatically developed during the past decades. Reliability of analog circuits becomes more and more important for yield design. However, most state of the art researches are concentrated on analog circuit robust optimization and analog circuit fault detection. There are seldom any researches on analog circuit fault-tolerant design. This paper proposed an negatively-correlated evolution strategy to design fault-tolerant analog circuits. In the proposed strategy, the fault-tolerant circuit can be considered as an ensemble system. The system contains several child circuits. negatively-correlated evolution strategy automatically synthesizes these child circuits, and make sure the errors of each child circuits are negatively correlated to each other. The experimental result shows that, in most circumstances, the circuit with negative correlation redundancy has the best fault tolerant performance compared with the circuit with randomly generated redundancy. The the circuit with duplicated redundancy didn't has much improvement compared with single circuit. So, the proposed strategy is a beneficial idea towards robust and fault tolerant analog circuit design.
Starting Page	496
Ending Page	501
File Size	637806
Page Count	6
File Format	PDF
ISBN	9781424463343
e-ISBN	9781424463374
DOI	10.1109/IWACI.2010.5585180
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-08-25
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Correlation Redundancy Fault tolerant systems Analog circuits Circuit faults Mathematical model
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Time-redundancy transformations for adaptive fault-tolerant circuits

An Evolutionary Negative-Correlation Framework for Robust Analog-Circuit Design Under Uncertain Faults

A novel fault-tolerance design model for automatic synthesis of circuit robust to unknown fault

Fault-tolerant system for catastrophic faults in AMR sensors

SET Fault Tolerant Combinational Circuits Based on Majority Logic

Fault-tolerant design of VLSI circuits and systems

Design of low cost fault tolerant analog circuits using real-time learned error compensation

A novel fault tolerant design and an algorithm for tolerating faults in digital circuits

Evolving diversified redundancies for robust analog circuits under uncertain component-drifts

Negatively-correlated redundancy circuits evolution: A novel way of robust analog circuit synthesizing

Similar Documents

Time-redundancy transformations for adaptive fault-tolerant circuits

An Evolutionary Negative-Correlation Framework for Robust Analog-Circuit Design Under Uncertain Faults

A novel fault-tolerance design model for automatic synthesis of circuit robust to unknown fault

Fault-tolerant system for catastrophic faults in AMR sensors

SET Fault Tolerant Combinational Circuits Based on Majority Logic

Fault-tolerant design of VLSI circuits and systems

Design of low cost fault tolerant analog circuits using real-time learned error compensation

A novel fault tolerant design and an algorithm for tolerating faults in digital circuits

Evolving diversified redundancies for robust analog circuits under uncertain component-drifts

Negatively-correlated redundancy circuits evolution: A novel way of robust analog circuit synthesizing