NDLI: RF NMOS switch, front end, up converted mixer, LC-VCO co-design in a SoC-based sensor chip in 0.13μm CMOS

Content Provider	IEEE Xplore Digital Library
Author	Yuan Liang
Copyright Year	2012
Description	Author affiliation: The State Key Discipline Laboratory of Wide Band Gap Semiconductor Technology, School of Microelectronics, Xidian University, Xi'an, China (Yuan Liang)
Abstract	This paper addressed the problem of 5GHz double sideband building blocks design in a SoC-based sensor chip for physiological signal detection, including the most critical components-RF switch, front end, up-converted mixer and voltage control oscillator (VCO). Covering up to 20GHz bandwidth, the RF NMOS switch with impedance transformation networks (ITNs) obtains low insertion loss (IL), low I/O reflection coefficient and improved linearity by virtue of positive drain bias. The front-end is characterized by a low noise amplifier (LNA) as well as a down-conversion mixer. With the employment of noise cancellation the front-end achieves broadband matching and low noise. By investigating distortion cancellation, the up-converted mixer obtains broadband high linearity. The VCO is of LC complementary version, from which the secondary effects have been found to release phase noise without more power consumption. The RF switch exhibits worst −14dB reflection coefficient from DC to 20GHz with insertion loss better than −1.35dB. T/R isolation is higher than 30dB while the 1dB desensitization point is better than 18.8dBm even with Si-based substrate. The front-end obtain −10dB input matching over desired band with conversion gain larger than 20dB. The minimum double sideband noise figure (NF) and IIP3 is 7.9dB, 8.58dBm, respectively. The up-converted mixer attains conversion loss better than 5dB with in-band IIP3 ranged from 21.28dBm to 34.86dBm, and the noise figure is less than 8.2dB. The VCO shows the phase noise better than −122dBc at 1MHz offset., and the turning range covers the whole detection band, given that the output power is 4.7dBm. Such a co-design consumes total 39.6mW from not larger than standard 1.2V supply.
Starting Page	389
Ending Page	394
File Size	434552
Page Count	6
File Format	PDF
ISBN	9781467309448
e-ISBN	9781467309455
e-ISBN	9781467309431
DOI	10.1109/ICSSE.2012.6257214
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-06-30
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase noise RF switch Noise cancelation Switches Front-end Computer-aided design Inductors Mixers Radio frequency Voltage-controlled oscillators Radar sensor chip Up-converted mixer LC-VCO Communication system Linearization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of a 0.13µm CMOS front-end for 4.5–5.5GHz radar sensor chip

A 0.13μm CMOS UWB receiver front-end using passive mixer

A wideband 0.13μm CMOS LC-VCO for IMT-Advanced and UWB applications

Single-chip receiver front-end for 79GHz automotive radar

Notice of Violation of IEEE Publication Principles A 10GHz Low Phase Noise 0.13μm CMOS LC-VCO for Mixed Signal SoCs Using Noise Rejection Caged Inductors

A 1.2-V RF front-end with on-chip VCO for PCS 1900 direct conversion receiver in 0.13-/spl mu/m CMOS

The RF receiver front-end chip design with the transformer balun for DSRC applications

Chip design of a high performance LC-VCO and mixer charge-injection signal processing for WiMAX communication and internet application

2.45GHz low phase noise LC VCO design using Flip Chip on low cost CMOS technology

RF NMOS switch, front end, up converted mixer, LC-VCO co-design in a SoC-based sensor chip in 0.13μm CMOS

Similar Documents

Design of a 0.13µm CMOS front-end for 4.5–5.5GHz radar sensor chip

A 0.13μm CMOS UWB receiver front-end using passive mixer

A wideband 0.13μm CMOS LC-VCO for IMT-Advanced and UWB applications

Single-chip receiver front-end for 79GHz automotive radar

Notice of Violation of IEEE Publication Principles A 10GHz Low Phase Noise 0.13μm CMOS LC-VCO for Mixed Signal SoCs Using Noise Rejection Caged Inductors

A 1.2-V RF front-end with on-chip VCO for PCS 1900 direct conversion receiver in 0.13-/spl mu/m CMOS

The RF receiver front-end chip design with the transformer balun for DSRC applications

Chip design of a high performance LC-VCO and mixer charge-injection signal processing for WiMAX communication and internet application

2.45GHz low phase noise LC VCO design using Flip Chip on low cost CMOS technology

RF NMOS switch, front end, up converted mixer, LC-VCO co-design in a SoC-based sensor chip in 0.13μm CMOS