NDLI: A ring-type ILFD with locking range of 91% for divide-by-4 and 40% for divide-by-8 with quadrature outputs

Content Provider	IEEE Xplore Digital Library
Author	Hajamini, N. Yavari, M.
Copyright Year	2013
Description	Author affiliation: Dept. of Electr. Eng., Amirkabir Univ. of Technol., Tehran, Iran (Hajamini, N.; Yavari, M.)
Abstract	In this paper, a low-power, wide locking range and quadrature output divide-by-4 and divide-by-8 ring-type injection-locked frequency divider (ILFD) is proposed. Two techniques are implemented in a two-stage ring ILFD to provide wide locking range and low power consumption at the same time. To widen the bandwidth, a common-gate tail configuration for injecting the signal is employed. Furthermore, the common-source node sharing topology is used to increase the operating frequency of the ILFD. This ILFD is designed in a 90 nm CMOS technology. Simulation results show that the proposed ILFD can provide the locking range of 91% for divide-by-4 and 40% for divide-by-8 at the incident power of -5 dBm and -10 dBm, respectively. It consumes about 1.57 mW at a supply voltage of 1.2 V.
Starting Page	1
Ending Page	5
File Size	792051
Page Count	5
File Format	PDF
ISBN	9781467356343
DOI	10.1109/IranianCEE.2013.6599742
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-05-14
Publisher Place	Iran
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Ring oscillators Resistance Ring oscillator Divide-by-8 Power demand Divide-by-4 Injection locked frequency divider (ILFD) Locking range Frequency conversion CMOS integrated circuits Transistors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A divide-by-two injection-locked frequency divider with 13-GHz locking range in 0.18-μm CMOS technology

A low power 9GHz divide-by-3 injection locked frequency divider in 0.18μm CMOS with 15% locking range

A 3 μW, 400 MHz divide-by-5 injection-locked frequency divider with 56% lock range in 90nm CMOS

Progressive Mixing Technique to Widen the Locking Range of High Division-Ratio Injection-Locked Frequency Dividers

Ring Oscillator Based Injection Locked Frequency Divider Using Dual Injection Paths

Modeling and design of a low-power injection-locked frequency divider in 90nm CMOS for 60GHz applications

Current Reused 8:1 Injection Locked Frequency Divider Using Unbalanced Ring Oscillator Frequency Divider

A 24-GHz divide-by-4 injection-locked frequency divider in 0.13-μm CMOS technology

A wide locking range Q-band injection-locked frequency divider

A ring-type ILFD with locking range of 91% for divide-by-4 and 40% for divide-by-8 with quadrature outputs

Similar Documents

A divide-by-two injection-locked frequency divider with 13-GHz locking range in 0.18-μm CMOS technology

A low power 9GHz divide-by-3 injection locked frequency divider in 0.18μm CMOS with 15% locking range

A 3 μW, 400 MHz divide-by-5 injection-locked frequency divider with 56% lock range in 90nm CMOS

Progressive Mixing Technique to Widen the Locking Range of High Division-Ratio Injection-Locked Frequency Dividers

Ring Oscillator Based Injection Locked Frequency Divider Using Dual Injection Paths

Modeling and design of a low-power injection-locked frequency divider in 90nm CMOS for 60GHz applications

Current Reused 8:1 Injection Locked Frequency Divider Using Unbalanced Ring Oscillator Frequency Divider

A 24-GHz divide-by-4 injection-locked frequency divider in 0.13-μm CMOS technology

A wide locking range Q-band injection-locked frequency divider

A ring-type ILFD with locking range of 91% for divide-by-4 and 40% for divide-by-8 with quadrature outputs