NDLI: A 77 GHz controllable gain low noise amplifier

Content Provider	IEEE Xplore Digital Library
Author	Fahimnia, M. Safavi-Naieni, S. Mohammad-Taheri, M. Wang, Y.
Copyright Year	2010
Description	Author affiliation: Department of Electrical and computer Engineering, University of Tehran, Iran (Mohammad-Taheri, M.) \|\| Faculty of Engineering and Applied Science, University of Ontario Institute of Technology, Canada (Wang, Y.) \|\| Department of Electrical and computer Engineering, University of Waterloo, ON, N2L 3G1, Canada (Fahimnia, M.; Safavi-Naieni, S.)
Abstract	A 77 GHz low noise amplifier has been designed using common source topology implemented in low cost CMOS technology for various applications. A new method has been proposed for the design of the amplifier. In this method, input/output matching networks and transistor gate widths have been optimized for maximum gain and minimum noise figure. The design is flexible such that the LNA can operate in both high gain/high power and low gain/low power modes with low noise figure of less than 7 dB at 77 GHz. Amplifier gain is better than 18 dB consuming 60mW of dc power and it is better than 14.5 dB consuming 30 mW of dc power. The input and output return losses are better than 10 dB in the frequency range of 72 to 82 GHz.
Starting Page	96
Ending Page	99
File Size	179805
Page Count	4
File Format	PDF
ISBN	9781424467600
e-ISBN	9781424467600
DOI	10.1109/IRANIANCEE.2010.5507097
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-11
Publisher Place	Iran
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Low-noise amplifiers Noise figure CMOS image sensors Formatting Microstrip Common Source (CS) Semiconductor device modeling CMOS Low Noise amplifier (LNA) Distributed parameter circuits Millimeter wave technology CMOS technology Metal-insulator structures Frequency Millimeter-Wave (MMW) Microstrip Line (MSL) Component
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in