NDLI: A reconfigurable, bit-sliced fuzzy logic control system

Content Provider	IEEE Xplore Digital Library
Author	Tabak, D. Zager, E.
Copyright Year	1984
Description	Author affiliation: Tadiran Co., Holon, Israel (Zager, E.) \|\| Boston University, Boston, MA (Tabak, D.)
Abstract	A distributed, reconfigurable system, realizing a variety of fuzzy logic control algorithms, is proposed. The system can be used in different applications, such as traffic control of multiple intersections, distributed chemical processes and large-scale command, control and communications (C3) systems. The system is realized by bit-sliced equipment (such as AMD 2900) to permit maximal flexibility for the designer. The reconfiguration is performed in the following sense. The system consists of a large number, a pool, of separate resources, such as Fuzzy-operations ALUs (FALU), regular ALUs, Control Channels (CC), interconnection buses, groups of registers, I/O interfaces, memory modules. All of the above resources can be reconfigured to belong within separate computing systems (each controlled by its own CC), for each separate instruction, if necessary. This in turn permits maximal utilization of resources. The system is basically configured as the ZTI system, proposed in [1]. The main difference is that while ZTI is a single-chip microcomputer, the system here is bit-sliced and it is composed of a number of chips.
Starting Page	901
Ending Page	901
File Size	86279
Page Count	1
File Format	PDF
DOI	10.1109/CDC.1984.272143
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1984-12-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Fuzzy logic Control systems Communication system control Traffic control Chemical processes Large-scale systems Communication system traffic control Registers Computer aided instruction Microcomputers
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 32b VLSI micromainframe computer system

Performance of fuzzy logic ABR rate control with large round trip times

Design and Verification of Large-Scale Computers by Using DDL

Operation method in fuzzy set operation processor

The Chimaera reconfigurable functional unit

An N-channel 8-bit single chip microprocessor

A Design Philosophy for Microcomputers

Decentralized Temporal Fuzzy Discrete Event Control in Urban Traffic Management

A high performance fuzzy traffic controller for ATM networks

A reconfigurable, bit-sliced fuzzy logic control system

Similar Documents

A 32b VLSI micromainframe computer system

Performance of fuzzy logic ABR rate control with large round trip times

Design and Verification of Large-Scale Computers by Using DDL

Operation method in fuzzy set operation processor

The Chimaera reconfigurable functional unit

An N-channel 8-bit single chip microprocessor

A Design Philosophy for Microcomputers

Decentralized Temporal Fuzzy Discrete Event Control in Urban Traffic Management

A high performance fuzzy traffic controller for ATM networks

A reconfigurable, bit-sliced fuzzy logic control system