NDLI: Low power analog circuit techniques in the $5^{th}$ generation intel $core^{TM}$ microprocessor (broadwell)

Content Provider	IEEE Xplore Digital Library
Author	Mosalikanti, P. Kurd, N. Mozak, C. Oshita, T.
Copyright Year	2015
Description	Author affiliation: Intel Corp., Hillsboro, OR, USA (Mosalikanti, P.; Kurd, N.; Mozak, C.; Oshita, T.)
Abstract	Fabricated on a 14nm process technology node, the Intel $Core^{TM}$ M and the $5^{th}$ generation $Core^{TM}$ processors (code named Broadwell) improve energy efficiency over the previous 22nm generation by up to 2.5x. Numerous optimizations were used in the analog circuits to achieve this power reduction. PLLs were designed to have low analog $V_{min}$ to enable operation without the use of a dedicated voltage rail. This enabled system level power optimization that yielded 28% lower power on that rail. Zero Distribution Latency to Full Distribution Latency (ZDL-to-FDL) mode was introduced in the PLLs, reducing clock distribution power and achieving ~150mV reduction in the clock distribution supply's $V_{min}.$ DDR power was reduced by 3x through the use of VTT termination, instead of the traditional Center Tapped Termination (CTT). A new package Cstate (C7+) was introduced to reduce integrated voltage regulator losses under low load conditions. Duty cycling of the thermal sensor reduced average power 10x relative to the prior generation while a fast wakeup technique reduced convergence time to ~10us.
Starting Page	1
Ending Page	4
File Size	739826
Page Count	4
File Format	PDF
e-ISBN	9781479986828
DOI	10.1109/CICC.2015.7338454
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-09-28
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Regulators Voltage control Thermal sensors Rails Program processors Microprocessors Thermal management thermal sensor Intel Core^TM Broadwell Haswell PLL DDR FIVR
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FIVR — Fully integrated voltage regulators on 4th generation Intel® Core™ SoCs

Broadwell: A family of IA 14nm processors

Haswell: A Family of IA 22 nm Processors

Haswell: The Fourth-Generation Intel Core Processor

Power management and delivery for high-performance microprocessors

5.2 Distributed system of digitally controlled microregulators enabling per-core DVFS for the $POWER8^{TM}$ microprocessor

Power management in the Intel Xeon E5 v3

Advanced thermal sensing circuit and test techniques used in a high performance 65nm processor

HASWELL: THE FOURTH-GENERATION INTEL CORE PROCESSOR HASWELL, THE FOURTH-GENERATION INTEL CORE PROCESSOR ARCHITECTURE, DELIVERS A RANGE OF CLIENT PARTS, A CONVERGED CORE FOR THE CLIENT AND SERVER, AND TECHNOLOGIES USED ACROSS MANY PRODUCTS. IT USES AN OPTI

Low power analog circuit techniques in the $5^{th}$ generation intel $core^{TM}$ microprocessor (broadwell)

Similar Documents

FIVR — Fully integrated voltage regulators on 4th generation Intel® Core™ SoCs

Broadwell: A family of IA 14nm processors

Haswell: A Family of IA 22 nm Processors

Haswell: The Fourth-Generation Intel Core Processor

Power management and delivery for high-performance microprocessors

5.2 Distributed system of digitally controlled microregulators enabling per-core DVFS for the $POWER8^{TM}$ microprocessor

Power management in the Intel Xeon E5 v3

Advanced thermal sensing circuit and test techniques used in a high performance 65nm processor

HASWELL: THE FOURTH-GENERATION INTEL CORE PROCESSOR HASWELL, THE FOURTH-GENERATION INTEL CORE PROCESSOR ARCHITECTURE, DELIVERS A RANGE OF CLIENT PARTS, A CONVERGED CORE FOR THE CLIENT AND SERVER, AND TECHNOLOGIES USED ACROSS MANY PRODUCTS. IT USES AN OPTI

Low power analog circuit techniques in the $5^{th}$ generation intel $core^{TM}$ microprocessor (broadwell)