NDLI: Charge-Based Compact Modeling of Multiple-Gate MOSFET

Content Provider	IEEE Xplore Digital Library
Author	Iniguez, B. Lazaro, A. El Hamid, H.A. Moldovan, O. Nae, B. Roig, J. Jimenez, D.
Copyright Year	2007
Description	Author affiliation: Univ. Rovira i Virgili, Tarragona (Iniguez, B.; Lazaro, A.; El Hamid, H.A.; Moldovan, O.; Nae, B.)
Abstract	We present new compact modeling techniques which have been applied for different types of multiple-gate MOSFETs: double-gate MOSFETs, gate all around MOSFETs and FinFETs. Long channel models are obtained by deriving a unified charge control model from the solution the 1-D Poisson's equation (considering volume inversion), and using it in an adequate transport model. The final channel current, charge and capacitance models are written in terms of the charge sheet densities at the source and drain ends of the channel. The short-channel effects can be easily incorporated to this unified model. Analytical and scalable models for the subthreshold swing, threshold voltage roll-off and DIBL have been developed by solving the 2-D or 3-D Poisson equation using appropriate techniques; these models are also based on a physical analysis of the conduction path. We observed a very good agreement with 2-D and 3-D numerical simulations of the characteristics of the different multiple-gate devices. Finally, using the active transmission line approach, we extended our compact models to the high frequency operation, in order to study the RF performance, including noise.
Starting Page	49
Ending Page	56
File Size	517307
Page Count	8
File Format	PDF
ISBN	9781424407866
DOI	10.1109/CICC.2007.4405679
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-09-16
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	MOSFET circuits Poisson equations FinFETs Capacitance Analytical models Threshold voltage Numerical simulation Transmission lines Radio frequency Active noise reduction high frequency noise compact modeling multiple-gate MOSFETs Gate All Around MOSFETs Double Gate MOSFETs threshold voltage roll-off DIBL
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in