NDLI: Bitstream parsing processor with emulation prevention bytes removal for H.264/AVC decoder

Content Provider	IEEE Xplore Digital Library
Author	Hyun-Ho Jo Jung-Han Seo Dong-Gyu Sim Doo-Hyun Kim Joon-Ho Song Do-Hyung Kim Shihwa Lee
Copyright Year	2013
Description	Author affiliation: Image Process. Syst. Lab., Kwangwoon Univ., Seoul, South Korea (Hyun-Ho Jo; Jung-Han Seo; Dong-Gyu Sim) \|\| Samsung Adv. Inst. of Technol., Yongin, South Korea (Doo-Hyun Kim; Joon-Ho Song; Do-Hyung Kim; Shihwa Lee)
Abstract	In this paper, we present a bitstream parsing processor including emulation prevention bytes (EPB) removal for H.264/AVC decoder. The proposed bitstream parsing processor includes several specific instructions for bitstream parsing. Furthermore, it employs double bitstream buffers to remove EPBs for sequential bitstream parsing. Experimental results show that the proposed bitstream parsing processor achieves a cycle reduction of 18%, compared with conventional EPB removing methods. In addition, the proposed method reduces the buffer size by a large amount to preserve a network abstraction layer (NAL) unit for the removal of EPBs.
Sponsorship	IEEE Consumer Electron. Soc.
Starting Page	27
Ending Page	28
File Size	256522
Page Count	2
File Format	PDF
ISBN	9781467313612
ISSN	21583994
e-ISBN	9781467313636
DOI	10.1109/ICCE.2013.6486780
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-01-11
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Registers Decoding Video coding Streaming media Entropy Delays Consumer electronics
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fast CAVLD of H.264/AVC on bitstream decoding processor

A low-power H.264/AVC decoder

Static WCET analysis of the H.264/AVC decoder exploiting coding information

Design of High Speed Cavlc Decoder for H.264/AVC

Performances analysis and evaluation of Xenomai with a H.264/AVC decoder

An FPGA-based 4K UHDTV H.264/AVC video decoder

VLSI design and implementation of the entropy decoder for multi-format video decoding algorithms

RD optimized bitstream extraction for H.264/SVC based video streaming

H.264/AVC stream replacement technique for video watermarking

Bitstream parsing processor with emulation prevention bytes removal for H.264/AVC decoder

Similar Documents

Fast CAVLD of H.264/AVC on bitstream decoding processor

A low-power H.264/AVC decoder

Static WCET analysis of the H.264/AVC decoder exploiting coding information

Design of High Speed Cavlc Decoder for H.264/AVC

Performances analysis and evaluation of Xenomai with a H.264/AVC decoder

An FPGA-based 4K UHDTV H.264/AVC video decoder

VLSI design and implementation of the entropy decoder for multi-format video decoding algorithms

RD optimized bitstream extraction for H.264/SVC based video streaming

H.264/AVC stream replacement technique for video watermarking

Bitstream parsing processor with emulation prevention bytes removal for H.264/AVC decoder