NDLI: Defending Against Attacks on Main Memory Persistence

Content Provider	IEEE Xplore Digital Library
Author	Enck, W. Butler, K. Richardson, T. McDaniel, P. Smith, A.
Copyright Year	2008
Description	Author affiliation: Dept. of Comput. Sci. & Eng., Pennsylvania State Univ., University Park, PA (Enck, W.; Butler, K.; Richardson, T.; McDaniel, P.; Smith, A.)
Abstract	Main memory contains transient information for all resident applications. However, if memory chip contents survives power-off, e.g., via freezing DRAM chips, sensitive data such as passwords and keys can be extracted. Main memory persistence will soon be the norm as recent advancements in MRAM and FeRAM position non-volatile memory technologies for widespread deployment in laptop, desktop, and embedded system main memory. Unfortunately, the same properties that provide energy efficiency, tolerance against power failure, and "instant-on'' power-up also subject systems to offline memory scanning. In this paper, we propose a memory encryption control unit (MECU) that provides memory confidentiality during system suspend and across reboots. The MECU encrypts all memory transfers between the processor-local level 2 cache and main memory to ensure plaintext data is never written to the persistent medium. The MECU design is outlined and performance and security trade-offs considered. We evaluate a MECU-enhanced architecture using the SimpleScalar hardware simulation framework on several hardware benchmarks. This analysis shows the majority of memory accesses are delayed by less than 1 ns, with higher access latencies (caused by resume state reconstruction) subsiding within 0.25 seconds of a system resume. In effect, the MECU provides zero-cost steady state memory confidentiality for non-volatile main memory.
Starting Page	65
Ending Page	74
File Size	2251250
Page Count	10
File Format	PDF
ISBN	9780769534473
ISSN	10639527
DOI	10.1109/ACSAC.2008.45
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-12-08
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Nonvolatile memory Cryptography Hardware Delay Resumes Data mining Random access memory Ferroelectric films Portable computers Embedded system main memory encryption non-volatile memory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

i-NVMM: A secure non-volatile main memory system with incremental encryption

A microcontroller embedded with 4 Kbit ferroelectric non-volatile memory

Qualifying non-volatile register files for embedded systems through compiler-directed write minimization and balancing

Non-volatile registers aware instruction selection for embedded systems

Low-power ferroelectric random access memory embedded in 180nm analog friendly CMOS technology

Defending Against Attacks on Main Memory Persistence ∗

Fabricate Non-Volatile Ferroelectric Random Access Memory Devices using BTV as Gate Oxide

An efficient run-time encryption scheme for non-volatile main memory

An endurance-free ferroelectric random access memory as a non-volatile RAM

Defending Against Attacks on Main Memory Persistence

Similar Documents

i-NVMM: A secure non-volatile main memory system with incremental encryption

A microcontroller embedded with 4 Kbit ferroelectric non-volatile memory

Qualifying non-volatile register files for embedded systems through compiler-directed write minimization and balancing

Non-volatile registers aware instruction selection for embedded systems

Low-power ferroelectric random access memory embedded in 180nm analog friendly CMOS technology

Defending Against Attacks on Main Memory Persistence ∗

Fabricate Non-Volatile Ferroelectric Random Access Memory Devices using BTV as Gate Oxide

An efficient run-time encryption scheme for non-volatile main memory

An endurance-free ferroelectric random access memory as a non-volatile RAM

Defending Against Attacks on Main Memory Persistence