NDLI: A Reed-Solomon decoder with the efficient recursive cell architecture for DVD application

Content Provider	IEEE Xplore Digital Library
Author	Dong-Hoon Lee Seung-Wook Lee Jong Tae Kim
Copyright Year	2001
Description	Author affiliation: Comsys Lab., Sung Kyun Kwan Univ., Seoul, South Korea (Dong-Hoon Lee)
Abstract	We implement a (208,192) Reed-Solomon decoder for the digital versatile disk (DVD). We propose an efficient Euclid cell and a VLSI architecture of a modified Euclid's algorithm (MEA) for the Reed-Solomoon (RS) decoder. We reduce the symbol time about 30% compared to the one based on the conventional architecture. A new MEA architecture has a recursive structure, in which the number of basic operating cells can be reduced, when the number of symbol time spent in the MEA operation is larger then codeword length n. We implemented an RS (208,192) decoder with the efficient recursive cell architecture using a FLEX10KE200 FPGA of ALTERA. The maximum decoding rate of this system is 20 Mbytes/sec, which is sufficient for DVD applications.
Starting Page	184
Ending Page	185
File Size	241428
Page Count	2
File Format	PDF
ISBN	0780366220
DOI	10.1109/ICCE.2001.935266
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-06-19
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Reed-Solomon codes Decoding DVD Computer architecture Polynomials Registers Application software Very large scale integration Pipelines Systolic arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A VLSI design of a pipeline Reed-Solomon decoder

A single chip VLSI Reed-Solomon decoder

An efficient Reed-Solomon decoder VLSI with erasure correction

VLSI Reed Solomon Decoder Design

A New High-Speed Architecture for Reed-Solomon Decoder

A VLSI architecture for cellular automata based Reed-Solomon decoder

Unified Architecture for Reed-Solomon Decoder Combined With Burst-Error Correction

A design of Reed-Solomon decoder with systolic-array structure

A new VLSI architecture of Reed Solomon decoder with erasure function

A Reed-Solomon decoder with the efficient recursive cell architecture for DVD application

Similar Documents

A VLSI design of a pipeline Reed-Solomon decoder

A single chip VLSI Reed-Solomon decoder

An efficient Reed-Solomon decoder VLSI with erasure correction

VLSI Reed Solomon Decoder Design

A New High-Speed Architecture for Reed-Solomon Decoder

A VLSI architecture for cellular automata based Reed-Solomon decoder

Unified Architecture for Reed-Solomon Decoder Combined With Burst-Error Correction

A design of Reed-Solomon decoder with systolic-array structure

A new VLSI architecture of Reed Solomon decoder with erasure function

A Reed-Solomon decoder with the efficient recursive cell architecture for DVD application