NDLI: Digital reconstruction stage of parallel FBD sigma delta ADC implementation based on programmable digital oscillator in SDR receiver

Content Provider	IEEE Xplore Digital Library
Author	Lahouli, Rihab Ben-Romdhane, Manel Rebai, Chiheb Dallet, Dominique
Copyright Year	2015
Description	Author affiliation: GRESCOM Research Lab., SUP'COM, University of Carthage, Tunisia Cité Technologique des Communications, 2083 El Ghazala, Ariana (Lahouli, Rihab; Ben-Romdhane, Manel; Rebai, Chiheb) \|\| IMS Research Lab., University of Bordeaux, Bordeaux INP ENSEIRB-MATMECA, France, 351 Cours de la Libération, Bâtiment A31, 33405 Talence Cedex (Dallet, Dominique)
Abstract	This paper presents a programmable parallel frequency band decomposition (FBD) ADC which can be used in a software defined radio (SDR) receiver intended for wireless communication standards. The designed parallel ADC architecture is composed of 6 parallel branches based on discrete-time (DT) 4th order EA modulators using single-bit quantizers. This paper is focused essentially on the digital reconstruction stage of the designed FBD architecture. The FBD architecture with a demodulation-based digital reconstruction is digitally implemented on a field programmable gate array (FPGA) target from Xilinx Inc. The frequency conversions performed in the digital reconstruction stage are ensured by a digital oscillator which is carefully tuned to obtain the required frequencies and phases for demodulation and modulation operations. Technical choices and simulation results are discussed. For UMTS use case, the implemented FBD ADC architecture ensures a computed signal-to-noise-ratio (SNR) equal to 74.42 dB.
Starting Page	637
Ending Page	642
File Size	538775
Page Count	6
File Format	PDF
e-ISBN	9781467371940
DOI	10.1109/ISCC.2015.7405586
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-07-06
Publisher Place	Cyprus
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	digital reconstruction Sigma delta modulators frequency band decomposition architecture multistandard receiver
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in