NDLI: Test pattern generator for hybrid testing of combinational circuits

Content Provider	IEEE Xplore Digital Library
Author	De Caro, D. Mazzocca, N. Napoli, E. Saggese, G.P. Strollo, A.G.M.
Copyright Year	2001
Description	Author affiliation: Dept. of Electron. & Telecommun. Eng., Naples Univ., Italy (De Caro, D.)
Abstract	A novel test pattern generator for the built-in self-test technique in testable combinational circuits is proposed. The presented solution is based on a hybrid testing reconfigurable test pattern generator, that uses a shift register reacted through two different networks: it firstly reproduces a pseudo-random sequence of test patterns using a linear feedback combinational network and then reproduces deterministic precalculated test patterns, useful to detect hard faults, using a nonlinear feedback combinational network. For the proposed approach, a synthesis tool (based on state space heuristic search and the "selfish gene" genetic algorithm) able to determine test pattern generator for a given test set, is also proposed. Experiments to evaluate synthesis time and the test sequence length are conducted on well-known ISCAS'85 circuits. Comparison with previous techniques shows the effectiveness of proposed solution.
Sponsorship	IEEE CAS Soc. Univ. Malta
Starting Page	745
Ending Page	748
File Size	444903
Page Count	4
File Format	PDF
ISBN	0780370570
DOI	10.1109/ICECS.2001.957582
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-09-02
Publisher Place	Malta
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit testing Test pattern generators Combinational circuits Automatic testing Feedback Circuit synthesis Network synthesis Built-in self-test Shift registers Electrical fault detection
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A generalized algorithm for bounding fault detection probabilities in combinational circuits

GLFSR-a new test pattern generator for built-in-self-test

A multi-output technique for high fault coverage in test-per-scan BIST

Hybrid BIST Optimization Using Reseeding and Test Set Compaction

OBDD-based optimization of input probabilities for weighted random pattern generation

On calculating efficient LFSR seeds for built-in self test

A retiming-based test pattern generator design for built-in self test of data path architectures

Configurable two-dimensional linear feedback shifter registers for built-in self-test

Effectiveness of fault detection for low-overhead self-testing VLSI circuits

Test pattern generator for hybrid testing of combinational circuits

Similar Documents

A generalized algorithm for bounding fault detection probabilities in combinational circuits

GLFSR-a new test pattern generator for built-in-self-test

A multi-output technique for high fault coverage in test-per-scan BIST

Hybrid BIST Optimization Using Reseeding and Test Set Compaction

OBDD-based optimization of input probabilities for weighted random pattern generation

On calculating efficient LFSR seeds for built-in self test

A retiming-based test pattern generator design for built-in self test of data path architectures

Configurable two-dimensional linear feedback shifter registers for built-in self-test

Effectiveness of fault detection for low-overhead self-testing VLSI circuits

Test pattern generator for hybrid testing of combinational circuits