NDLI: A roadmap to low cost bumping for DCA, COF, CSP and BGA [flip chip]

Content Provider	IEEE Xplore Digital Library
Author	Zakel, E. Teutsch, T.
Copyright Year	1998
Description	Author affiliation: Pac Tech-Packaging Technol. GmbH, Germany (Zakel, E.)
Abstract	Flip chip (FC) technology is gaining an increased level of importance for a variety of applications based on flip chip on board or flip chip in package. The first driving force for the introduction of this technology was the need to achieve increased speed and performance along with higher I/O count. A breakthrough, however, will be the use of flip chip due to cost reduction. For this aim, it is essential to use low cost bumping techniques in combination with an assembly method compatible with existing SMT processes. The FC techniques presented in this paper are all based on an electroless Ni/Au bumping process which has been developed by TUB/IZM and implemented into production by Pac Tech. This paper shows a roadmap based on electroless nickel/gold bumping for all flip chip interconnection technologies used in industry at present. Additionally, the roadmap to future developments in semiconductor industry based on 300 mm wafers and the use of new pad metallisations such as copper is shown. The compatibility of electroless nickel bumping in particular with these new technologies to be implemented in wafer manufacturing within the next millenium shows that this key technology offers a roadmap to flip chip technology not only for the products and wafer technologies in use at present, but also for next generation wafer technologies.
Starting Page	55
Ending Page	62
File Size	743029
Page Count	8
File Format	PDF
ISBN	0780345207
DOI	10.1109/IEMTE.1998.723060
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-04-29
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Costs Flip chip Nickel Gold Chip scale packaging Assembly Surface-mount technology Production Manufacturing industries Electronics industry
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A roadmap to low cost flip chip and CSP using electroless Ni/Au

Low cost flip chip bumping technologies

A roadmap to low cost flip chip technology and chip size packaging using electroless nickel gold bumping.

CSP present and future

High-speed SMT compatible dispenseless underfill process for CSP BGA flip chip assembly

A Low Cost Bumping Process For Flip Chip-technology Using Electroless Nickel Bumping And Solder Ball Placement

Chip scale polymer stud grid array packaging and reliability based on low cost flip chip processing

Eutectic solder flip chip technology-bumping and assembly process development for CSP/BGA

A bumping process for 12" wafers

A roadmap to low cost bumping for DCA, COF, CSP and BGA [flip chip]

Similar Documents

A roadmap to low cost flip chip and CSP using electroless Ni/Au

Low cost flip chip bumping technologies

A roadmap to low cost flip chip technology and chip size packaging using electroless nickel gold bumping.

CSP present and future

High-speed SMT compatible dispenseless underfill process for CSP BGA flip chip assembly

A Low Cost Bumping Process For Flip Chip-technology Using Electroless Nickel Bumping And Solder Ball Placement

Chip scale polymer stud grid array packaging and reliability based on low cost flip chip processing

Eutectic solder flip chip technology-bumping and assembly process development for CSP/BGA

A bumping process for 12" wafers

A roadmap to low cost bumping for DCA, COF, CSP and BGA [flip chip]