NDLI: Medium level scene representation using a VLSI smart hexagonal sensor with multiresolution edge extraction capability and scale space integration processing

Content Provider	IEEE Xplore Digital Library
Author	Tremblay, M. Savard, M. Poussart, D.
Copyright Year	1994
Description	Author affiliation: Dept. of Electr. Eng., Laval Univ., Que., Canada (Tremblay, M.; Savard, M.; Poussart, D.)
Abstract	This paper presents a sensing approach where photo-transduction, multi-resolution feature extraction, scale-space integration and edge tracking are performed on a mixed (digital-analog) VLSI architecture in order to generate medium-level scene description. The proposed system is mainly targeted for robot vision applications where feature description is preferred to a set of raw or raster 2D images and edge maps. The Multiport Access photo-Receptor (MAR) is a CMOS sensor and represents the main sensory part of this integrated image acquisition system. VLSI also provides means to integrate analog computing, digital controller and DSP co-processor modules which define a powerful sensory chip set for focal plane image processing. A current version of the MAR sensor which implements 256/spl times/256 pixels includes 16 analog spatial filters which simultaneously compute multiresolution edge maps. This unique 2D hexagonal smart sensor approach which performs up to 8.5/spl times/10/sup 9/ arithmetic Op/sec during the acquisition/filtering phase and 25/spl times/10/sup 9/ Logical Op/sec for scale-space integration allows high resolution image capability. It represents a significant improvement for passive sensory units in a compact assembly for computer vision applications.<>
Starting Page	632
Ending Page	637
File Size	694603
Page Count	6
File Format	PDF
ISBN	0818658258
ISSN	10636919
DOI	10.1109/CVPR.1994.323788
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-06-21
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very-large-scale integration Image edge analysis Feature extraction Robots, vision systems Spatial filters CMOS integrated circuits Image sensors
Content Type	Text
Resource Type	Article
Subject	Computer Vision and Pattern Recognition Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Medium level scene representation using a VLSI smart hexagonal sensor with multiresolution edge extraction capability and scale space integration processing

Low level segmentation using CMOS smart hexagonal image sensor

A CMOS silicon VLSI optical sensor

Bulk micromachined image-forwarding mirror array for feature extraction VLSI sensor system

An analog VLSI velocity sensor using the gradient method

A real-time image recognition system using a global directional-edge-feature extraction VLSI processor

VLSI implementation of receptive fields for smart vision sensors

Face Recognition on a Smart Image Sensor Using Local Gradients

A Real-Time Image-Feature-Extraction and Vector-Generation VLSI Employing Arrayed-Shift-Register Architecture

Medium level scene representation using a VLSI smart hexagonal sensor with multiresolution edge extraction capability and scale space integration processing

Similar Documents

Medium level scene representation using a VLSI smart hexagonal sensor with multiresolution edge extraction capability and scale space integration processing

Low level segmentation using CMOS smart hexagonal image sensor

A CMOS silicon VLSI optical sensor

Bulk micromachined image-forwarding mirror array for feature extraction VLSI sensor system

An analog VLSI velocity sensor using the gradient method

A real-time image recognition system using a global directional-edge-feature extraction VLSI processor

VLSI implementation of receptive fields for smart vision sensors

Face Recognition on a Smart Image Sensor Using Local Gradients

A Real-Time Image-Feature-Extraction and Vector-Generation VLSI Employing Arrayed-Shift-Register Architecture

Medium level scene representation using a VLSI smart hexagonal sensor with multiresolution edge extraction capability and scale space integration processing