NDLI: Hybrid modeling and optimization of VLSI interconnects for signal integrity using neuro-Genetic algorithm

Content Provider	IEEE Xplore Digital Library
Author	Kumar, N.S. Subramanian, G.V. Raju, S. Kumar, V.A.
Copyright Year	2006
Description	Author affiliation: ECE Dept., Thiagarajar Coll. of Eng., Madurai, India (Raju, S.; Kumar, V.A.) \|\| ECE Dept., Mepco Schlenk Eng. Coll., Sivakasi, India (Kumar, N.S.; Subramanian, G.V.)
Abstract	The number of interconnects in any VLSI system is very large. During high speed interconnect analysis, interconnect effects like signal delay, crosstalk, ground bound noise, ringing and distortion become more significant. These interconnect effects, also known as signal integrity effects, must be taken in to account during digital circuit design. It is predicted that interconnects will be responsible for nearly 70-80% of the signal delay in high-speed systems. For high-speed electronic system design, interconnect simulation and optimization is very important. Here Back propagation Neural network is used for simulating the interconnect and the network is trained using Levenberg-Marquardt algorithm. Neural network Interconnect model captures the relationship between the Physical and signal integrity characteristics of the interconnects involved and produces the output as Capacitance, Characteristic impedance, Inductance matrices by using the training data. The network is trained to produce the results according to the required target. Hence a reasonably good model is developed for the Interconnect circuit design. Further the dimensions of interconnect can be optimized with Genetic algorithm (GA) using the trained ANN models. Here multi-objective GA have been used to design the interconnect model yielding a global optimized output which is required for signal integrity.
Starting Page	120
Ending Page	126
File Size	549572
Page Count	7
File Format	PDF
ISBN	9781424452033
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-02-23
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	EMC Engineers
Subject Keyword	Very large scale integration Integrated circuit interconnections Crosstalk Signal design Circuit simulation Design optimization Neural networks Signal analysis Delay effects Circuit noise Genetic algorithm crosstalk interconnects signal integrity back propagation Neural Network Levenberg-Marquardt algorithm
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in