NDLI: Dielectric integrity test for flip-chip devices with Cu/low-k interconnects

Content Provider	IEEE Xplore Digital Library
Author	Odegard, C. Tz-Cheng Chiu Hartfield, C. Sundararaman, V.
Copyright Year	1995
Description	Author affiliation: Texas Instrum. Inc., Dallas, TX, USA (Odegard, C.; Tz-Cheng Chiu; Hartfield, C.; Sundararaman, V.)
Abstract	Migration to low-k dielectric materials in wafer-fab back-end-of-line (BEOL) interconnect schemes is necessary for improved electrical performance of smaller and tighter geometries enabled by advanced silicon technology nodes. Unfortunately, low-k dielectrics are mechanically weaker compared to previous generation materials. Concurrent technology and market driven changes such as tighter bump pitch and replacing SnPb with Pb-free solder bump composition are leading to increased stress and risk to damage of the inherently weaker dielectrics in flip-chip packages. It is, hence, critical to characterize the structural integrity of the BEOL interconnect schemes containing low-k dielectrics. Traditional environmental reliability stress testing, while effective, is time-consuming and expensive, and not conducive for fast learning cycles required during early development phases. This paper demonstrates the utility of a test that enables rapid and accurate assessment of the mechanical integrity of low-k dielectrics. Silicon dies with Cu/low-k interconnect are assembled on to an organic substrate through flip-chip bumps, and cooled. The mismatch in coefficient of thermal expansion (CTE) between the silicon die and organic substrate can induce failure if the resulting thermal residual stress exceeds the strength of the structure. Since the level of thermal residual stress depends on the temperature, the magnitude of induced stress can be controlled by subjecting the sample to various degrees of cooling. Consequently, the strength of the BEOL structures can be determined, in conjunction with thermo-mechanical stress analyses results from finite element simulation of the test.
Starting Page	1163
Ending Page	1171
File Size	384645
Page Count	9
File Format	PDF
ISBN	0941783154
DOI	10.1109/EEIC.1995.482373
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-09-18
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Wire Cable insulation Dielectrics and electrical insulation Pulse width modulation Failure analysis Voltage Frequency Variable speed drives System testing Pulse width modulation inverters
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reflected wave modeling techniques for PWM AC motor drives

Voltage distortion effects on insulation systems behaviour in ASD motors

Presentation of a new off line test procedure for low voltage rotating machines fed by adjustable speed drives (ASD)

Resonant tank motor model for voltage reflection simulations with PWM drives

Critical factors for early failure of magnet wires in inverter-fed motor

Analytical approach of PD activity in low voltage motors fed by inverters [adjustable speed drives]

A Modeling Technique to Analyze the Impact of Inverter Supply Voltage and Cable Length on Industrial Motor-Drives

Investigation of voltage stresses inside Adjustable Speed Drives

Direct synchronized PWM techniques with linear control functions for adjustable speed drives

Dielectric integrity test for flip-chip devices with Cu/low-k interconnects

Similar Documents

Reflected wave modeling techniques for PWM AC motor drives

Voltage distortion effects on insulation systems behaviour in ASD motors

Presentation of a new off line test procedure for low voltage rotating machines fed by adjustable speed drives (ASD)

Resonant tank motor model for voltage reflection simulations with PWM drives

Critical factors for early failure of magnet wires in inverter-fed motor

Analytical approach of PD activity in low voltage motors fed by inverters [adjustable speed drives]

A Modeling Technique to Analyze the Impact of Inverter Supply Voltage and Cable Length on Industrial Motor-Drives

Investigation of voltage stresses inside Adjustable Speed Drives

Direct synchronized PWM techniques with linear control functions for adjustable speed drives

Dielectric integrity test for flip-chip devices with Cu/low-k interconnects