NDLI: Designing high-speed signal distribution for multi-drop connection using simulations

Content Provider	IEEE Xplore Digital Library
Author	Sayfan-Altman, S. Vulfin, V. Haridim, M.
Copyright Year	2014
Description	Author affiliation: ANSYS, Inc., Rishon Le Zion, Israel (Sayfan-Altman, S.; Vulfin, V.) \|\| Fac. of Eng., HIT-Holon Inst. of Technol., Holon, Israel (Haridim, M.)
Abstract	Multi point distribution is used in many applications. Connection of multiple taps along the signal transmission line leads to impedance changes, and as a result the signal integrity may be degraded. This makes the design more challenging, especially in high speed circuits. Bus design layout that achieves both impedance matching and uniform power distribution for a multi-drop bus has been recently proposed. These designs are mostly based on resistor impedance matching for each branch. In most designs the signal's spectrum is not taken into account when designing multidrop interconnects, and hence the input impedance may not be optimal for the working frequencies. In this paper, we present a scheme that is based on changing the line impedance of each segment of the bus, hence removing the need to add resistors in the layout. We also propose a design method to achieve constant impedance along the transmission line, using information derived from the signal spectrum. The simulation results of circuit boards design demonstrate good agreement with the theoretical results, and show reliable performance at high bit rates.
Starting Page	1
Ending Page	4
File Size	1173725
Page Count	4
File Format	PDF
e-ISBN	9781479959884
DOI	10.1109/EEEI.2014.7005788
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-12-03
Publisher Place	Israel
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Impedance Optimization Impedance matching Clocks Resistors Layout Reflection clock distribution signal integrity high speed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Signal integrity factors in high speed multi-board test setup

The effect of impedance matching to high-speed connector's signal integrity

The Signal Integrity of the High-Speed IC Design

Analysis of reflection for high precision A/D conversion circuit

Signal integrity research for high-speed vedio system design based on HyperLynx simulation

Over GHz low-power RF clock distribution for a multiprocessor digital system (2002)

Trace termination design

The design and simulation of signal integrity for high-speed backplane based on VPX

Extraction of Clock Driver Output Impedance for Signal Integrity Design

Designing high-speed signal distribution for multi-drop connection using simulations

Similar Documents

Signal integrity factors in high speed multi-board test setup

The effect of impedance matching to high-speed connector's signal integrity

The Signal Integrity of the High-Speed IC Design

Analysis of reflection for high precision A/D conversion circuit

Signal integrity research for high-speed vedio system design based on HyperLynx simulation

Over GHz low-power RF clock distribution for a multiprocessor digital system (2002)

Trace termination design

The design and simulation of signal integrity for high-speed backplane based on VPX

Extraction of Clock Driver Output Impedance for Signal Integrity Design

Designing high-speed signal distribution for multi-drop connection using simulations