NDLI: Parallel VLSI implementation of a new simplified architecture of Kalman filter

Content Provider	IEEE Xplore Digital Library
Author	Fayomii, C.J.B. Sawan, M. Bennis, S.
Copyright Year	1995
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Ecole Polytech. de Montreal, Que., Canada (Fayomii, C.J.B.; Sawan, M.)
Abstract	A new approach for implementing a parallel VLSI architecture of a simplified Kalman filter (information filter) with unknown noise statistics is described. At the system level, the proposed approach is applied to a semi-systolic VLSI array to accelerate the matrix operations required in each iteration. In order to maximize the parallelism, a new architecture called the tri-trapezoidal array for implementing the Schur complement algorithm is proposed. The computations steps are decomposed into 2(m+1) parts executable in parallel. This decomposition decreases the computation time by 55%. The overall architecture exhibits a high performance and can be used for real time applications.
Starting Page	117
Ending Page	119
File Size	354946
Page Count	3
File Format	PDF
ISBN	0780327667
ISSN	08407789
DOI	10.1109/CCECE.1995.528088
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-09-05
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Information filters Computer architecture Information filtering Statistics Matrix decomposition Parallel processing Recursive estimation Kalman filters Covariance matrix
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An efficient VLSI implementation of real-time Kalman filter

VLSI Implementation of real-time Kalman filter

Paral lel VLSI Implementation of the Kalrman Filter

A new modular VLSI filter architecture using computationally efficient recursive digital filter topology

A systolic MUSIC system for VLSI implementation

Systolic Implementation Of The Regularized Parameter Estimator

Pipelined VLSI recursive filter architectures using scattered look-ahead and decomposition

A Parallel VLSI Architecture For Unformatted Data Processing

On the VLSI implementation of real-time order statistic filters

Parallel VLSI implementation of a new simplified architecture of Kalman filter

Similar Documents

An efficient VLSI implementation of real-time Kalman filter

VLSI Implementation of real-time Kalman filter

Paral lel VLSI Implementation of the Kalrman Filter

A new modular VLSI filter architecture using computationally efficient recursive digital filter topology

A systolic MUSIC system for VLSI implementation

Systolic Implementation Of The Regularized Parameter Estimator

Pipelined VLSI recursive filter architectures using scattered look-ahead and decomposition

A Parallel VLSI Architecture For Unformatted Data Processing

On the VLSI implementation of real-time order statistic filters

Parallel VLSI implementation of a new simplified architecture of Kalman filter