NDLI: Bit-level allocation of multiple-precision specifications

Content Provider	IEEE Xplore Digital Library
Author	Molina, M.C. Mendias, J.M. Hermida, R.
Copyright Year	2002
Description	Author affiliation: Dept. Arquitectura de Computadores y Automatica, Univ. Complutense de Madrid, Spain (Molina, M.C.; Mendias, J.M.; Hermida, R.)
Abstract	This paper proposes an allocation algorithm able to perform the combined resource selection and operation binding of multiple-precision specifications that maximizes the bit-level reuse of hardware resources. Additionally, it presents an analytic method to estimate the amount of area that our approach could save in comparison with traditional allocation algorithms. In order to minimize the cost of the implementations obtained, the proposed algorithm produces circuits only influenced by the maximum number of bits calculated per cycle. This approach contrasts with the cost of implementations designed by traditional algorithms, which also depends on the number and widths of the operations executed in every cycle.
Starting Page	385
Ending Page	392
File Size	473863
Page Count	8
File Format	PDF
ISBN	0769517900
DOI	10.1109/DSD.2002.1115396
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-09-04
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware High level synthesis Algorithm design and analysis Costs Circuits Resource management Delay High performance computing Computational efficiency Design methodology
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Bit-level scheduling of heterogeneous behavioural specifications

High-level synthesis of multiple-precision circuits independent of data-objects length

Performance-driven scheduling with bit-level chaining

High-Level Synthesis of Multiple Word-Length DSP Algorithms Using Heterogeneous-Resource FPGAs

Bitwise scheduling to balance the computational cost of behavioral specifications

Scheduling considering bit level delays

Bounding the design space in hardware allocation

Multiple-precision circuits allocation independent of data-objects length

Source code transformation to improve conditional hardware reuse

Bit-level allocation of multiple-precision specifications

Similar Documents

Bit-level scheduling of heterogeneous behavioural specifications

High-level synthesis of multiple-precision circuits independent of data-objects length

Performance-driven scheduling with bit-level chaining

High-Level Synthesis of Multiple Word-Length DSP Algorithms Using Heterogeneous-Resource FPGAs

Bitwise scheduling to balance the computational cost of behavioral specifications

Scheduling considering bit level delays

Bounding the design space in hardware allocation

Multiple-precision circuits allocation independent of data-objects length

Source code transformation to improve conditional hardware reuse

Bit-level allocation of multiple-precision specifications