NDLI: Design of a faithful LNS interpolator

Content Provider	IEEE Xplore Digital Library
Author	Arnold, M.G.
Copyright Year	2001
Description	Author affiliation: Univ. of Manchester Inst. of Sci. & Technol., UK (Arnold, M.G.)
Abstract	A design is given for a quadratic interpolator needed by the logarithmic number system (LNS). Unlike previous LNS designs that have attempted to produce results consistently better than a floating-paint representation of the same word size (32 bits), the design goal is to minimize memory requirements and system complexity, at the expense of a slight increase in approximation error. Simulation results have shown this goal causes only a modest impact on overall accuracy, but the memory savings are significant. Despite a slight increase in error compared to prior LNS implementations, on average, the error is still less than conventional number representations satisfying the IEEE-754 standard. Proposed applications for the interpolator include multimedia, signal processing, graphics and reconfigurable computing.
Sponsorship	Euromicro
Starting Page	336
Ending Page	345
File Size	992950
Page Count	10
File Format	PDF
ISBN	0769512399
DOI	10.1109/DSD.2001.952321
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-09-04
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer errors Signal processing algorithms Costs Application software Multimedia computing Signal processing Computer graphics Computer industry Manufacturing industries Floating-point arithmetic
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Floating-point error analysis based on affine arithmetic

A Block-Floating-Point Processor for Rapid Application Development

Optimization of LNS operations for embedded signal processing applications

Focus software

Application-specific instruction design for LNS addition/subtraction computation on an SOPC system

A single/double precision floating-point reciprocal unit design for multimedia applications

Double precision floating-point arithmetic on FPGAs

Design of a Faithful LNS Interpolator (2001)

A floating point format for signal processing

Design of a faithful LNS interpolator

Similar Documents

Floating-point error analysis based on affine arithmetic

A Block-Floating-Point Processor for Rapid Application Development

Optimization of LNS operations for embedded signal processing applications

Focus software

Application-specific instruction design for LNS addition/subtraction computation on an SOPC system

A single/double precision floating-point reciprocal unit design for multimedia applications

Double precision floating-point arithmetic on FPGAs

Design of a Faithful LNS Interpolator (2001)

A floating point format for signal processing

Design of a faithful LNS interpolator