NDLI: The performance of the concurrent fault simulation algorithms in MOZART

Content Provider	IEEE Xplore Digital Library
Author	Gai, S. Montessoro, P.L. Somenzi, F.
Copyright Year	1988
Description	Author affiliation: Politecnico di Torino, Italy (Gai, S.; Montessoro, P.L.)
Abstract	MOZART is a concurrent fault simulator for large circuits described in the RT, functional gate, and switch levels. Performance is gained by means of techniques aimed at the reduction of unnecessary activity. Two such techniques are levelized two-pass simulation, which minimizes the number of events and evaluations, and list event scheduling, which allows optimized processing of simultaneous (fraternal) events for concurrent machines. Moreover, efficient handling of abnormally large or active faulty machines can dramatically improve fault simulator performance. These and related issues are discussed, and analytical and experimental evidence is provided for the effectiveness of the solutions adopted in MOZART. A novel performance metric is introduced for fault simulation that is based on comparison with the serial algorithm and is more accurate than those currently used.<>
Starting Page	692
Ending Page	697
File Size	490744
Page Count	6
File Format	PDF
ISBN	0818608641
ISSN	0738100X
DOI	10.1109/DAC.1988.14844
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1988-06-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit faults Switches Circuit simulation Discrete event simulation Delay Fault detection Logic testing Computational modeling Analytical models Hardware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fault simulation in a multilevel environment: the MOZART approach

MOZART: a concurrent multilevel simulator

Efficient test set evaluation

Functional fault simulation of VHDL gate level models

Hardware-accelerated concurrent fault simulation: eventflow computing versus dataflow computing

The fault dropping problem in concurrent event driven simulation

The dynamic reduction of fault simulation

Parallel Pattern Fault Simulation of Path Delay Faults

Methods for reducing events in sequential circuit fault simulation

The performance of the concurrent fault simulation algorithms in MOZART

Similar Documents

Fault simulation in a multilevel environment: the MOZART approach

MOZART: a concurrent multilevel simulator

Efficient test set evaluation

Functional fault simulation of VHDL gate level models

Hardware-accelerated concurrent fault simulation: eventflow computing versus dataflow computing

The fault dropping problem in concurrent event driven simulation

The dynamic reduction of fault simulation

Parallel Pattern Fault Simulation of Path Delay Faults

Methods for reducing events in sequential circuit fault simulation

The performance of the concurrent fault simulation algorithms in MOZART