NDLI: Functional Verification of MOS Circuits

Content Provider	IEEE Xplore Digital Library
Author	Weise, D.
Copyright Year	1987
Description	Author affiliation: Stanford University Computer Systems Laboratory, Center for Integrated Systems, Stanford, CA (Weise, D.)
Abstract	This report describes the ideas behind Silica Pithecus, a program which verifies synchronous digital MOS VLSI circuits. Silica Pithecus accepts the schematic of an MOS VLSI circuit, declarations of the logical relationships between the inputs signals (e.g., which inputs are mutually exclusive), and a specification of the intended digital behavior of the circuit. If the circuit fails to meet its specification Silica Pithecus returns to the designer the precise reason it fails to do so. Unlike previous verification systems, Silica Pithecus employs a realistic electrical model. It also automatically generates the constraints on the inputs of a circuit which ensure the circuit will exhibit its intended digital behavior. These constraints are necessary for hierarchical verification. Silica Pithecus operates hierarchically, interactively, and incrementally.
Starting Page	265
Ending Page	270
File Size	697849
Page Count	6
File Format	PDF
ISBN	0818607815
ISSN	0738100X
DOI	10.1109/DAC.1987.203253
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1987-06-28
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Circuits Silicon compounds Very large scale integration Adders Permission Inverters Latches Laboratories Distributed computing Machinery
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Note on Clustering Modules for Floorplanning

Special Purpose Architecture for Accelerating Bitmap DRC

Automatic detection of MOS synchronizers for timing verification

Digit-serial processing techniques

Delay and Power Optimization in VLSI Circuits

Multilevel verification of MOS circuits

Stochastic Optimization Approach to Transistor Sizing for CMOS VLSI Circuits

On minimal closure constraint generation for symbolic cell assembly

Silicon MESFET circuit performance for VLSI

Functional Verification of MOS Circuits

Similar Documents

A Note on Clustering Modules for Floorplanning

Special Purpose Architecture for Accelerating Bitmap DRC

Automatic detection of MOS synchronizers for timing verification

Digit-serial processing techniques

Delay and Power Optimization in VLSI Circuits

Multilevel verification of MOS circuits

Stochastic Optimization Approach to Transistor Sizing for CMOS VLSI Circuits

On minimal closure constraint generation for symbolic cell assembly

Silicon MESFET circuit performance for VLSI

Functional Verification of MOS Circuits