NDLI: Gate Matrix Layout of Random Control Logic in a 32-bit CMOS CPU Chip Adaptable to Evolving Logic Design

Content Provider	IEEE Xplore Digital Library
Author	Kang, S.M. Krambeck, R.H. Law, H.F.S. Lopez, A.D.
Copyright Year	1982
Description	Author affiliation: Bell Laboratories, Murray Hill, NJ (Kang, S.M.)
Abstract	Previously the gate matrix technique was used to lay out the RALU section of a CMOS 32-bit CPU chip. It took 1.2 Engineer-Years to complete the layout of the RALU that contained more than 20,000 transistors with multiple-bus structure. The average packing density was 840 μm/sup 2/ per transistor in 2.5 μm design rules. Recently we have applied the gate matrix technique to lay out the highly complex "random control logic" of the CPU. With a well-structured layout strategy, the gate matrix layout provided (1) adaptability to evolving logic design with short turnaround times, (2) compatibility with computer aids in layout verification, (3) high packing density competitive with hand layout, and (4) compatibility with a team approach to layout. It took 6.5 Engineer-Years to complete the error-free layout of over 7,000 transistors although the logic design was continuously evolving during the layout period. More than half of the layout efforts were due to logic changes. The average packing density in the final layout of the random control logic was about 1,500 μm/sup 2/ per transistor with 2.5 μm design rules.
Starting Page	170
Ending Page	174
File Size	560476
Page Count	5
File Format	PDF
ISBN	0897910206
ISSN	01467123
DOI	10.1109/DAC.1982.1585497
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1982-06-14
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	CMOS logic circuits Logic design Very large scale integration Programmable logic arrays Design engineering Computer errors Feedback Concurrent computing Application software Distributed control
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in