NDLI: An approach to CAD database support of design consistency control

Please wait, while we are loading the content...

Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition

Proceedings of EURO-DAC. European Design Automation Conference

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference

PEAS-I: A hardware/software co-design system for ASIPs

High-level synthesis transformations for programmable architectures

GAUT: An architectural synthesis tool for dedicated signal processors

Post-analysis-based clustering dramatically improves the Fiduccia-Mattheyses algorithm

A new optimization driven clustering algorithm for large circuits

A performance driven hierarchical partitioning placement algorithm

Partitioning approach to find an exact solution to the fitting problem in an application-specific EPLD device

DSP datapath synthesis eliminating global interconnect

Regular schedules for scalable design of IIR filters

An approach to module binding by fuzzy partitioning

A new performance driven macro-cell placement algorithm

PCUBE: A performance driven placement algorithm for low power designs

A novel and efficient technique for transient analysis of tightly coupled circuits: The integral equation method (IEM)

A consistent nonlinear simulation environment based on improved harmonic balance techniques

Partitioning strategies within a distributed multilevel logic simulator including dynamic repartitioning

Graph based analysis of FPGA routing

On over-the-cell channel routing

A new global routing algorithm for over-the-cell routing in standard cell layouts

An efficient tool for system-level verification of behaviors and temporal properties

Dynamic variable reordering for BDD minimization

Computer-aided technique for optimal design of defect-tolerant VLSI with built-in redundancy

PDAS: Processor design automation system

Interface specification and synthesis for VHDL processes

A formal model for coupling computer based system and physical systems

State-machine-development-tool for high-level-design entry and simulation

Cell area minimization by transistor folding

Demosthenes-A technology-independent power DMOS layout generator

JOGM: A CMOS cell layout style using jogged transistor gates

GASTIM: A timing analyzer for GaAs digital circuits

Concurrent path sensitization in timing analysis

Logic systems for path delay test generation

Monitoring BIST by covers

Layout-level design for testability rules for a CMOS cell library

Test function embedding algorithms with application to interconnected finite state machines

Extended 0/1 LP formulation for the scheduling problem in high-level synthesis

Register allocation for data flow graphs with conditional branches and loops

Conditional and unconditional hardware sharing in pipeline synthesis

Architectural tradeoffs in synthesis of pipelined controls

A method for diagnosing implementation errors in synchronous sequential circuits and its implications on synthesis

REGGEN-Test pattern generation on register transfer level

On the minimal test set for single fault location

A dynamic communication strategy for the distributed ATPG system DPLATON

The CALLAS synthesis system and its application to mechatronic ASIC design problems

A practical approach to EMC for printed circuit board (PCB) and multichip module (MCM) design

CAD: The numerical and analytical methods combined for the analysis of IC's thermal fields

SPAN: Tightly coupled thermal and electrical simulation

GAFPGA: Genetic algorithm for FPGA technology mapping

Realizing expression graphs using table-lookup FPGAs

A new logic minimization method for multiplexor-based FPGA synthesis

Technology mapping for sequential circuits based on retiming techniques

Concepts and methods for version modeling

The MODES Global Control Environment - A tool for rapid prototyping

Boolean matching based on Boolean unification

Fast Boolean matching for field-programmable gate arrays

An iterative combinational logic synthesis technique using spectral information

Implementation of the conception of flexible integration within the CADS framework

BEPPO: A data model for design representation

Retiming by combination of relocation and clock delay adjustment

Multi-way FSM decomposition based on interconnect complexity

State assignment for finite state machines using T flip-flops

On the implementation of an efficient performance driven generator for conditional-sum-adders

An HDL approach to board-level BIST

Technology independent boundary scan synthesis (design flow issues)

Next generation environment for extremely fast test pattern generation

TONIC: A timing database for VLSI design

Hierarchical test generation: Where we are, and where we should be going

On the modeling and testing of VHDL behavioral descriptions of sequential circuits

Test generation based on synthesizable VHDL descriptions

Top-down modeling of RISC processors in VHDL

Modeling of real bistables in VHDL

A workbench for generation of component models

Analysis of multi-process VHDL specifications with a Petri net model

The concept of superprocesses for high-level synthesis and their VHDL modelling

Synchronous designs in VHDL

High-level modeling using extended timing diagrams - A formalism for the behavioral specification of digital hardware

Using VHDL for HW/SW co-specification

Industrial experimentation of high-level synthesis

A net-based semantics for VHDL

A framework for macro- and micro-time to model VHDL attributes

Toward a formal semantics of IEEE Std. VHDL 1076

Modelling aspects of system level design

Features supporting system-level specification in HDLs

VHD/sub e/LDO: A new mixed mode simulation

Functional-level synthesis with VHDL

Synthesis of functions and procedures in behavioral VHDL

Synthesis of complex VHDL operators

Locally optimistic methods of concurrent simulation

Best-so-far vs. where-you-are: New perspectives on simulated annealing for CAD

An approach to CAD database support of design consistency control

Aspects of realizing the CFI design representation specification in the NELSIS framework

Proceedings EURO-DAC '92: European Design Automation Conference

Proceedings of the European Design Automation Conference, 1990., EDAC.

An approach to CAD database support of design consistency control

Content Provider	IEEE Xplore Digital Library
Author	Despres, B. Piloty, R. Schellin, U.
Copyright Year	1993
Description	Author affiliation: Inst. fur Datentechnik, TH Darmstadt, Germany (Despres, B.; Piloty, R.; Schellin, U.)
Abstract	CAD database services which support CAD tools in preserving design consistency are presented. Design consistency is briefly defined. Interactive design tools require support with respect to the specification of consistency rules, check points, and reactions to checks. Services of the object oriented IREEN database system designed to meet these requirements are presented. The authors introduce tasks (event driven processes) which provide a means to create supervisors for consistency rules as well as to model higher order actions to which consistency rules are related.<>
Starting Page	326
Ending Page	331
File Size	526567
Page Count	6
File Format	PDF
ISBN	0818643501
DOI	10.1109/EURDAC.1993.410699
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-09-20
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Design automation Control systems Database systems Process design Object oriented databases Object oriented modeling Very large scale integration Circuits Terminology Registers
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in