NDLI: Best-so-far vs. where-you-are: New perspectives on simulated annealing for CAD

Content Provider	IEEE Xplore Digital Library
Author	Boese, K.D. Kahng, A.B. Tsao, C.-W.A.
Copyright Year	1993
Description	Author affiliation: Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA (Boese, K.D.; Kahng, A.B.; Tsao, C.-W.A.)
Abstract	The simulated annealing (SA) algorithm has been applied to every difficult optimization problem in VLSI (very large scale integration) CAD. Existing SA implementations use monotone decreasing, or cooling, temperature schedules motivated by the algorithm's proof of optimality as well as by an analogy with statistical thermodynamics. This paper gives strong evidence that challenges the correctness of using such schedules. Specifically, the theoretical framework under which monotone cooling schedules is proved optimal fails to capture the practical application of simulated annealing. In practice, the algorithm runs for a finite rather than infinite amount of time; and the algorithm returns the best solution visited during the entire run ("best-so-far") rather than the last solution visited ("where-you-are"). For small instances of classic VLSI CAD problems, the authors determine annealing schedules that are optimal in terms of the expected quality of the best-so-far solution. These optimal schedules do not decrease monotonically, but are in fact either periodic or warming. (When the goal is to optimize the cost of the where-you-are solution, they confirm the traditional wisdom of cooling.) The results open up many new research directions, particularly how to choose annealing temperatures dynamically to optimize the quality of the finite time, best-so-far solution.<>
Starting Page	78
Ending Page	83
File Size	685288
Page Count	6
File Format	PDF
ISBN	0818643501
DOI	10.1109/EURDAC.1993.410698
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-09-20
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Simulated annealing Optimal scheduling Cooling Very large scale integration Computational modeling Computer simulation Scheduling algorithm Cost function Temperature Computer science
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in