NDLI: Combined topological and functionality based delay estimation using at layout-driven approach for high level applications

Content Provider	IEEE Xplore Digital Library
Author	Ramachandran, C. Kurdahi, F.J.
Copyright Year	1992
Description	Author affiliation: Dept. of Electr. & Comput. Eng., California Univ., Irvine, CA, USA (Ramachandran, C.; Kurdahi, F.J.)
Abstract	The problem of accurate delay estimation of cell-based designs, prior to any physical design tasks, is discussed. For this purpose, accurate wire-length estimates are required, since wire delays contribute significantly to the overall delay. A new technique is presented for wire-length estimation based on a combination of analytical and constructive approaches. Given these wire-length estimates and the cell delays, it is possible to provide worst case delay paths in the design based on the circuit topology. The technique is extended to consider false paths, which provides a more accurate functionality based estimate which takes into account the estimated layout information. The technique is validated using standard MCNC benchmarks. Results indicate a 7% or better accuracy in the worst case delay predictions for designs with up to 1800 cells.<>
Starting Page	72
Ending Page	78
File Size	693284
Page Count	7
File Format	PDF
ISBN	0818627808
DOI	10.1109/EURDAC.1992.246262
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1992-09-07
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay estimation Timing Circuits Wire Delay effects Performance analysis Process design Predictive models Application software Physics computing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

TELE: a timing evaluator using layout estimation for high level applications

Combined topological and functionality-based delay estimation using a layout-driven approach for high-level applications

Combined topological and functionality based delay estimation using a layout-driven approach for high level applications

A Network-Flow Approach to Timing-Driven Incremental Placement for ASICs

Assessment of using the statistical timing analysis software for the VLSI design at the macro level

A practical interconnect driven ASIC design procedure

Statistical timing driven partitioning for VLSI circuits

A new LP based incremental timing driven placement for high performance designs

Timing driven force-directed floorplanning with incremental static timing analyzer

Combined topological and functionality based delay estimation using at layout-driven approach for high level applications

Similar Documents

TELE: a timing evaluator using layout estimation for high level applications

Combined topological and functionality-based delay estimation using a layout-driven approach for high-level applications

Combined topological and functionality based delay estimation using a layout-driven approach for high level applications

A Network-Flow Approach to Timing-Driven Incremental Placement for ASICs

Assessment of using the statistical timing analysis software for the VLSI design at the macro level

A practical interconnect driven ASIC design procedure

Statistical timing driven partitioning for VLSI circuits

A new LP based incremental timing driven placement for high performance designs

Timing driven force-directed floorplanning with incremental static timing analyzer

Combined topological and functionality based delay estimation using at layout-driven approach for high level applications