NDLI: Cross-fertilizing FSM verification techniques and sequential diagnosis

Content Provider	IEEE Xplore Digital Library
Author	Cabodi, G. Camurati, P. Corno, F. Prinetto, P. Sonza Reorda, M.
Copyright Year	1992
Description	Author affiliation: Dipartimento di Autom. e Inf., Politecnico di Torino, Italy (Cabodi, G.; Camurati, P.; Corno, F.; Prinetto, P.; Sonza Reorda, M.)
Abstract	The authors present a technique for assessing the diagnostic power of an existing detection-oriented test pattern by means of diagnostic fault simulation and a procedure to improve it. The procedure successfully exploits enhanced symbolic finite state machine (FSM) equivalence proof algorithms. In order to resort to product machine traversal only when needed, special checks are performed to verify combinational identity and identity on reachable states. As all faults are attributed to their equivalence class, this method may be used to build a complete and exact diagnostic tree. Experimental results support the claim that the diagnosis of real-world synchronous sequential circuits has become feasible for the first time.<>
Starting Page	306
Ending Page	311
File Size	425150
Page Count	6
File Format	PDF
ISBN	0818627808
DOI	10.1109/EURDAC.1992.246227
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1992-09-07
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Sequential diagnosis Circuit faults Circuit testing Fault diagnosis Sequential circuits Dictionaries Combinational circuits Flip-flops Clocks Fault detection
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Sequential circuit diagnosis based on formal verification techniques

On pass/fail dictionaries for scan circuits

Combinationally irredundant ISCAS-89 benchmark circuits

On removing redundancy in sequential circuits

Sequential logic optimization by redundancy addition and removal

Partial scan testing with single clock control

FREEZE: a new approach for testing sequential circuits

Single-fault fault collapsing analysis in sequential logic circuits

Synthesis for testability by sequential redundancy removal using retiming

Cross-fertilizing FSM verification techniques and sequential diagnosis

Similar Documents

Sequential circuit diagnosis based on formal verification techniques

On pass/fail dictionaries for scan circuits

Combinationally irredundant ISCAS-89 benchmark circuits

On removing redundancy in sequential circuits

Sequential logic optimization by redundancy addition and removal

Partial scan testing with single clock control

FREEZE: a new approach for testing sequential circuits

Single-fault fault collapsing analysis in sequential logic circuits

Synthesis for testability by sequential redundancy removal using retiming

Cross-fertilizing FSM verification techniques and sequential diagnosis