NDLI: High-level synthesis and codesign methods: An application to a Videophone Codec

Content Provider	IEEE Xplore Digital Library
Author	Paulin, P. Frehel, J. Harrand, M. Berrebi, E. Liem, C. Nacabul, F. Herluison, J.-C.
Copyright Year	1995
Description	Author affiliation: SGS-Thomson Microelectron., Crolles, France (Paulin, P.; Frehel, J.; Harrand, M.; Berrebi, E.; Liem, C.; Nacabul, F.; Herluison, J.-C.)
Abstract	This paper describes a high-level multi-HDL design process applied to an industrial design of a single chip Videophone Codec. It makes use of many state-of-the-art design tools and methods: Behavioural VHDL control path synthesis for the controller of the Codec motion estimator; behavioural DSP synthesis from Silage to generate an application-specific calculation unit that performs vector prediction for the motion estimator; retargetable C compilation for an embedded application-specific microcontroller and multi-level (behavioural, RTL, gate) and multi-language (VHDL, Silage, C) co-simulation. We show that, with respect to a manual design process, the use of these tools led to the following results: a five-fold reduction in the source HDL description complexity; equal or better timing performance; silicon area within 15% (4% area overhead for the DSP operator, and 14% overhead for the controller) and automatically compiled assembly code (from ANSI C descriptions) that is as compact as hand-coded assembler. We also identified a strong need to pay attention to design verification issues, especially when dealing with multi-level descriptions and multiple languages. Validation of the design was the single most time consuming part of the process.
Starting Page	444
Ending Page	451
File Size	877753
Page Count	8
File Format	PDF
ISBN	0818671564
DOI	10.1109/EURDAC.1995.527442
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-09-18
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	High level synthesis Process design Codecs Motion control Motion estimation State estimation Assembly Design methodology Digital signal processing chips Microcontrollers
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in