NDLI: Reliable hash trees for post-quantum stateless cryptographic hash-based signatures

Content Provider	IEEE Xplore Digital Library
Author	Mozaffari-Kermani, M. Azarderakhsh, R.
Copyright Year	2015
Description	Author affiliation: Dept. of Electr. & Microelectron. Eng., Rochester Inst. of Technol., Rochester, NY, USA (Mozaffari-Kermani, M.) \|\| Dept. of Comput. Eng., Rochester Inst. of Technol., Rochester, NY, USA (Azarderakhsh, R.)
Abstract	The potential advent of quantum computers in coming years has motivated security researchers to start developing resistant systems capable of thwarting future attacks, i.e., developing post-quantum cryptographic approaches. Hash-based, code-based, lattice-based, multivariate-quadratic-equations, and secret-key cryptography are all potential candidates, the merit of which is that they are believed to resist both classical and quantum computers and applying “Shor's algorithm”-the quantum-computer discrete-logarithm algorithm that breaks classical schemes-to them is infeasible. In this paper, we propose reliable and error detection hash trees for stateless hash-based signatures which are believed to be one of the prominent post-quantum schemes, offering security proofs relative to plausible properties of the hash function. We note that this work on the emerging area of reliable, error detection post-quantum cryptography, can be extended and scaled to other approaches as well. We also note that the proposed approaches make such schemes more reliable against natural faults and help protecting them against malicious faults. We propose, benchmark, and discuss fault diagnosis methods for this post-quantum cryptography variant choosing a case study for hash functions, and present the simulations and implementations results to show the applicability of the presented schemes. The presented architectures can be tailored for different reliability objectives based on the resources available, and would initiate the new research area of reliable, error detection postquantum cryptographic architectures.
Starting Page	103
Ending Page	108
File Size	277831
Page Count	6
File Format	PDF
e-ISBN	9781479986064
DOI	10.1109/DFT.2015.7315144
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-10-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Cryptography Vegetation Reliability Transient analysis Hardware Computer architecture reliability Error detection hash-based signatures postquantum cryptography
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fault Detection Architectures for Post-Quantum Cryptographic Stateless Hash-Based Secure Signatures Benchmarked on ASIC

Software Modification Aided Transient Error Tolerance for Embedded Systems

Concurrent error detection scheme for HaF hardware

ASIC implementation of a unified hardware architecture for non-key based cryptographic hash primitives

Post-quantum cryptography Algorithm's standardization and performance analysis

A fast hash tree generator for Merkle signature scheme

SPHINCS: practical stateless hash-based signatures

Algebraic manipulation detection codes and their applications for design of secure cryptographic devices

Generic Parallel Cryptography for Hashing Schemes

Reliable hash trees for post-quantum stateless cryptographic hash-based signatures

Similar Documents

Fault Detection Architectures for Post-Quantum Cryptographic Stateless Hash-Based Secure Signatures Benchmarked on ASIC

Software Modification Aided Transient Error Tolerance for Embedded Systems

Concurrent error detection scheme for HaF hardware

ASIC implementation of a unified hardware architecture for non-key based cryptographic hash primitives

Post-quantum cryptography Algorithm's standardization and performance analysis

A fast hash tree generator for Merkle signature scheme

SPHINCS: practical stateless hash-based signatures

Algebraic manipulation detection codes and their applications for design of secure cryptographic devices

Generic Parallel Cryptography for Hashing Schemes

Reliable hash trees for post-quantum stateless cryptographic hash-based signatures