NDLI: A Fast Implementation of MPC-KSA Side-Channel Distinguisher

Content Provider	IEEE Xplore Digital Library
Author	Chao Zheng Yongbin Zhou Yingxian Zheng
Copyright Year	2015
Description	Author affiliation: State Key Lab. of Inf. Security, Inst. of Inf. Eng., Beijing, China (Chao Zheng; Yongbin Zhou; Yingxian Zheng)
Abstract	MPC-KSA, a generic side-channel distinguisher based on Kolmogorov-Smirnov Test, turns out to be a promising alternative to its original counterpart MIA. However, current implementations of MPC-KSA are undesirably slow in practice. In light of this, we present a fast implementation for MPC-KSA distinguisher. The main idea of the proposed method is based on an essential observation that one of the two samples used in Kolmogorov-Smirnov Test for MPC-KSA is always a true subset of the other. Using this inherent relationship between these two leakage samples, we reduce sorting times and accelerate the counting operations in Kolmogorov-Smirnov Test. In this way, the time complexity of Kolmogorov-Smirnov Test for MPC-KSA is reduced from O(n^2) to O(n), and that of MPC-KSA is reduced from O(n^2) to O(n log n). Besides this, we present another optimization technique that further improves the performance of MPC-KSA. In order to verify the efficiency of the proposed method, we have performed MPC-KSA against real power traces published in DPA Contest V2. The result shows that an attack against 15,000 traces takes only 3.4 ms per trace by our optimized method while 85.5 ms per trace by the naive method.
Starting Page	1
Ending Page	7
File Size	820441
Page Count	7
File Format	PDF
e-ISBN	9781479999644
DOI	10.1109/ICCCN.2015.7288360
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-08-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Dictionaries Sorting Time complexity Cryptography Algorithm design and analysis Estimation Partitioning algorithms
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A fast noise variance estimation algorithm

A novel fast and low-complexity Motion Estimation for UHD HEVC

Random polygon generation using ‘GRP_AS’ heuristic

Application of Fast DC Analysis to Partitioning Hypergraphs

Towards secure cryptographic software implementation against side-channel power analysis attacks

Analysis and Testing of Sorting Algorithms on a Standard Dataset

A new hardware/software partitioning technique

A bi-partitioned insertion algorithm for sorting

Explicit MPC motion cueing algorithm for real-time driving simulator

A Fast Implementation of MPC-KSA Side-Channel Distinguisher

Similar Documents

A fast noise variance estimation algorithm

A novel fast and low-complexity Motion Estimation for UHD HEVC

Random polygon generation using ‘GRP_AS’ heuristic

Application of Fast DC Analysis to Partitioning Hypergraphs

Towards secure cryptographic software implementation against side-channel power analysis attacks

Analysis and Testing of Sorting Algorithms on a Standard Dataset

A new hardware/software partitioning technique

A bi-partitioned insertion algorithm for sorting

Explicit MPC motion cueing algorithm for real-time driving simulator

A Fast Implementation of MPC-KSA Side-Channel Distinguisher