NDLI: On computing addition related arithmetic operations via controlled transport of charge

Content Provider	IEEE Xplore Digital Library
Author	Cotofana, S. Lageweg, C. Vassiliadis, S.
Copyright Year	2003
Description	Author affiliation: Comput. Eng. Lab., Delft Univ. of Technol., Netherlands (Cotofana, S.; Lageweg, C.; Vassiliadis, S.)
Abstract	We investigate the implementation of basic arithmetic functions, such as addition and multiplication, in single electron tunneling (SET) technology. First, we describe the SET equivalents of Boolean CMOS gates and threshold logic gates. Second, we propose a set of building blocks, which can be utilized for a novel design style, namely arithmetic operations performed by direct manipulation of the location of individual electrons within the system. Using this new set of building blocks, we propose several novel approaches for computing addition related arithmetic operations via the controlled transport of charge (individual electrons). In particular, we prove the following: n-bit addition can be implemented with a depth-2 network built with O(n) circuit elements; n-input parity can be computed with a depth-2 network constructed with O(n) circuit elements and the same applies for n/logn counters; multiple operand addition of m n-bit operands can be implemented with a depth-2 network using O(mn) circuit elements; and finally n-bit multiplication can be implemented with a depth-3 network built with O(n) circuit elements.
Sponsorship	IEEE Comput. Soc. Tech. Committee on VLSI
Starting Page	245
Ending Page	252
File Size	373958
Page Count	8
File Format	PDF
ISBN	076951894X
ISSN	10636889
DOI	10.1109/ARITH.2003.1207685
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-06-15
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Electrons Digital arithmetic CMOS logic circuits CMOS technology Computer networks Tunneling Logic gates Counting circuits Laboratories Boolean functions
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Addition related arithmetic operations via controlled transport of charge

Signed digit addition and related operations with threshold logic

On Computing Addition Related Arithmetic Operations via Controlled Transport Of Charge (2005)

Synthesis of multipurpose reversible logic gates

Threshold-gates in arithmetic circuits

Computing periodic symmetric functions in single electron tunneling technology

Novel Reversible Multiplier Architecture Using Reversible TSG Gate

High-speed hybrid threshold-Boolean logic counters and compressors

A New Architecture of Adiabatic Reversible Logic Gates

On computing addition related arithmetic operations via controlled transport of charge

Similar Documents

Addition related arithmetic operations via controlled transport of charge

Signed digit addition and related operations with threshold logic

On Computing Addition Related Arithmetic Operations via Controlled Transport Of Charge (2005)

Synthesis of multipurpose reversible logic gates

Threshold-gates in arithmetic circuits

Computing periodic symmetric functions in single electron tunneling technology

Novel Reversible Multiplier Architecture Using Reversible TSG Gate

High-speed hybrid threshold-Boolean logic counters and compressors

A New Architecture of Adiabatic Reversible Logic Gates

On computing addition related arithmetic operations via controlled transport of charge