NDLI: Pipelined packet-forwarding floating point. I. Foundations and a rounder

Content Provider	IEEE Xplore Digital Library
Author	Matula, D.C. Nielsen, A.M.
Copyright Year	1997
Description	Author affiliation: Dept. of Comput. Sci. & Eng., Southern Methodist Univ., Dallas, TX, USA (Matula, D.C.)
Abstract	The paper presents the foundations for a packet forwarding floating point format and the design of a rounder ensuring compatibility between packet forwarding format and the standard binary IEEE 754 floating point format. The packet forwarding format and related addition and multiplication algorithms described in this series propose a new ALU pipeline paradigm for handling data hazards in pipelined floating point operations. The execution phases for the adder and multiplier packet forwarding pipelines are illustrated by a proposed implementation having four stages. The latter two stages in each pipeline employ the rounder described herein. The stages of the execution phase are intended to map to logic designs, with only some fifteen logic levels per stage allowing stages to be mapped to reasonably short cycles. The packet forwarding format provides for input and output in packet format with only two cycle effective latency between cooperating adder and multiplier pipelines. The designs we propose cut the effective latency in half and reduce the stall cycles by a factor of three compared to conventional forwarding pipelines processing data dependent operations. The speedup is realized, with preservation of IEEE 754 binary floating point compatibility.
Starting Page	140
Ending Page	147
File Size	681587
Page Count	8
File Format	PDF
ISBN	0818678461
ISSN	10636889
DOI	10.1109/ARITH.1997.614889
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1997-07-06
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay Logic design Computer science Hazards Design engineering Artificial intelligence Pipeline processing Councils Mathematics Retirement
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Pipelined packet-forwarding floating point. II. An adder

An IEEE compliant floating-point adder that conforms with the pipeline packet-forwarding paradigm

An IEEE compliant floating-point adder that conforms with the pipelined packet-forwarding paradigm (2000)

An IEEE Compliant Floating-Point Adder that Conforms with the Pipelined Packet-Forwarding Paradigm (2000)

Research on the RAW Dependency in Floating-point FFT Processors

Pipeline floating point ALU design using VHDL

Design of a multi-mode pipelined multiplier for floating-point applications

Controlling And Sequencing A Heavily Pipelined Floating-point Operator

Artificial Intelligence in Logic Design

Pipelined packet-forwarding floating point. I. Foundations and a rounder

Similar Documents

Pipelined packet-forwarding floating point. II. An adder

An IEEE compliant floating-point adder that conforms with the pipeline packet-forwarding paradigm

An IEEE compliant floating-point adder that conforms with the pipelined packet-forwarding paradigm (2000)

An IEEE Compliant Floating-Point Adder that Conforms with the Pipelined Packet-Forwarding Paradigm (2000)

Research on the RAW Dependency in Floating-point FFT Processors

Pipeline floating point ALU design using VHDL

Design of a multi-mode pipelined multiplier for floating-point applications

Controlling And Sequencing A Heavily Pipelined Floating-point Operator

Artificial Intelligence in Logic Design

Pipelined packet-forwarding floating point. I. Foundations and a rounder