NDLI: Research on the RAW Dependency in Floating-point FFT Processors

Content Provider	IEEE Xplore Digital Library
Author	Shengmei Mou Xiaodong Yang
Copyright Year	2007
Description	Author affiliation: Nat. Univ. of Defense Technol., Changsha (Shengmei Mou; Xiaodong Yang)
Abstract	The appearance of floating-point FFT processors and introduction of multiple butterfly units and high-radix structure increase the possibility of read-after-write (RAW) dependency between adjacent stages. The less the transform length is, the more butterfly units are used, the more cycles the butterfly units cost, the more possibility of RAW dependency lurks. In this paper, taking radix-2 time decimation FFT processors for example, we define the minimum slack cycles for each stage, which provides a quantitative method to identify RAW dependencies in FFT processors of variable transform length, and put forward some proposals to reduce or erase RAW dependencies. The minimum slack cycles also indicates the numbers of waiting cycles should be inserted into each stage, which simplifies the design of control path in FFT processors. As to the situation of multiple butterfly units and high-radix structure, same ideas can be used.
Starting Page	88
Ending Page	92
File Size	313626
Page Count	5
File Format	PDF
ISBN	9780769529097
DOI	10.1109/SNPD.2007.48
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-07-30
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer science Costs Discrete Fourier transforms Digital signal processing Proposals Artificial intelligence Distributed computing Delay Pipeline processing Software engineering
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of a High-speed FPGA-based 32-bit Floating-point FFT Processor

Efficient FFT implementation on an IEEE floating-point digital signal processor

Novel Memory Reference Reduction Methods for FFT Implementations on DSP Processors

Efficient FFT algorithms for DSP processors using tensor product decompositions

Low level source code optimizing for single/multi/core digital signal processors

An analysis of the double-precision floating-point FFT on FPGAs

A high-speed FFT unit based on a low cost digital signal processor

A new memory reference reduction method for FFT implementation on DSP

Floating point roundoff error in the prime factor FFT

Research on the RAW Dependency in Floating-point FFT Processors

Similar Documents

Design of a High-speed FPGA-based 32-bit Floating-point FFT Processor

Efficient FFT implementation on an IEEE floating-point digital signal processor

Novel Memory Reference Reduction Methods for FFT Implementations on DSP Processors

Efficient FFT algorithms for DSP processors using tensor product decompositions

Low level source code optimizing for single/multi/core digital signal processors

An analysis of the double-precision floating-point FFT on FPGAs

A high-speed FFT unit based on a low cost digital signal processor

A new memory reference reduction method for FFT implementation on DSP

Floating point roundoff error in the prime factor FFT

Research on the RAW Dependency in Floating-point FFT Processors