NDLI: A kernel-independent, pipelined architecture for real-time 2-D convolution

Content Provider	IEEE Xplore Digital Library
Author	Shukla, S.B. Agrawal, D.P.
Copyright Year	1988
Description	Author affiliation: Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC, USA (Shukla, S.B.; Agrawal, D.P.)
Abstract	A flexible, fault-tolerant architecture to perform 2-D convolution of images for kernels of arbitrary shapes and sizes is proposed. The convolved image is output online as the input image is generated and received, providing optimal turnaround time. The regularity of the computation and the raster-scan input of pixels are used to pipeline computations as well as memory operations. Throughput of (kl/u) is achieved for a variety of kernel sizes with a k*l array of multiply-accumulate cells, where u is the time for a single fixed-point multiply-accumulate operation. It is shown that by queuing accesses at memory modules the limitation placed by access time on the throughput can be removed. Larger, as well as smaller kernels can be accommodated on a fixed-size array with a single pass of the image and a minor change in the computation flow. The host enjoys absence of any control overhead and only has to supply the pixels and collect the output pixels in simple raster-scan fashion for any kernel size.<>
Starting Page	160
Ending Page	166
File Size	631498
Page Count	7
File Format	PDF
ISBN	0818608617
DOI	10.1109/ISCA.1988.5225
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1988-05-30
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Kernel Computer architecture Throughput Fault tolerance Convolution Shape Image generation Pipelines Size control
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A kernel-independent, pipelined architecture for real-time 2-D convolution

A kernel-independent, pipelined architecture for real-time 2-D convolution

A scaleable waferscale architecture for real-time 3-D image generation

An efficient VLSI architecture for 2-D convolution with quadrant symmetric kernels

A Pipelined Reconfigurable Architecture for Real-time Image Processing of Robot Vision Servoing

A pipelined architecture for on-line low-level vision

A Fully Pipelined Multiplierless Architecture for 2D Convolution with Quadrant Symmetric Kernels

A high speed configurable FPGA architecture for bilateral filtering

FREP: A soft error resilient pipelined RISC architecture

A kernel-independent, pipelined architecture for real-time 2-D convolution

Similar Documents

A kernel-independent, pipelined architecture for real-time 2-D convolution

A kernel-independent, pipelined architecture for real-time 2-D convolution

A scaleable waferscale architecture for real-time 3-D image generation

An efficient VLSI architecture for 2-D convolution with quadrant symmetric kernels

A Pipelined Reconfigurable Architecture for Real-time Image Processing of Robot Vision Servoing

A pipelined architecture for on-line low-level vision

A Fully Pipelined Multiplierless Architecture for 2D Convolution with Quadrant Symmetric Kernels

A high speed configurable FPGA architecture for bilateral filtering

FREP: A soft error resilient pipelined RISC architecture

A kernel-independent, pipelined architecture for real-time 2-D convolution