NDLI: Design for testability of communication protocols that support coordination loss

Content Provider	IEEE Xplore Digital Library
Author	Loureiro, A.A.F. Chanson, S.T. Vuong, S.T. de Carvalho, O.S.F.
Copyright Year	1999
Description	Author affiliation: Dept. of Comput. Sci., Fed.. Univ. of Minas Gerais, Belo Horizonte, Brazil (Loureiro, A.A.F.)
Abstract	In protocol conformance testing, there is an important class of errors, namely coordination loss that cannot be anticipated because some source of error is external to both the tester and the implementation under test, (IUT). Furthermore, it is not possible to simulate their occurrence exhaustively in the test environment. Therefore they are very difficult to catch in the testing phase. In this paper we propose use self-stabilization as a design principle of design for testability (DFT) to overcome this testing problem. This will improve the reliability of protocol implementations derived from self-stabilizing protocol specifications. We present a novel algorithm and the corresponding design principles to design self-stabilizing protocols, and give an example of a self-stabilizing protocol.
Starting Page	278
Ending Page	284
File Size	813850
Page Count	7
File Format	PDF
ISBN	078035284X
DOI	10.1109/ICC.1999.767943
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-06-06
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Design for testability Protocols Software testing Computer science Automatic testing Hardware Circuit faults Computer errors Software reliability Concrete
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Error-tolerance

Software transformations for sequential test generation

Hardware design-for-test process improvements and resulting testability tool requirements

Partial scan by use of empirical testability

Design for testability to combat delay faults

Design for testability of FPGA blocks

Gate Layout Improvement Aimed at Testability

The design of a testable parallel multiplier

CrossCheck-a practical solution for ASIC testability

Design for testability of communication protocols that support coordination loss

Similar Documents

Error-tolerance

Software transformations for sequential test generation

Hardware design-for-test process improvements and resulting testability tool requirements

Partial scan by use of empirical testability

Design for testability to combat delay faults

Design for testability of FPGA blocks

Gate Layout Improvement Aimed at Testability

The design of a testable parallel multiplier

CrossCheck-a practical solution for ASIC testability

Design for testability of communication protocols that support coordination loss