NDLI: Design of Hardware-Based Communication Performance Measurement Tool

Content Provider	IEEE Xplore Digital Library
Author	Zhan Wang Zheng Cao Xiaoli Liu Yong Su Feilong Liu Xuejun An
Copyright Year	2012
Abstract	With the popularity and development of heterogeneous computing, proper communication performance measurement tools are needed to explore new communication patterns under heterogeneous computing systems and optimize program's performance. This paper proposes a hardware-based communication performance measurement tool, named as HCPM, which brings little influence on original program, and can collect communication traces generated by heterogeneous processors which implement PCIe or HT as their system bus. HCPM firstly provides basic communication primitives to set up a communication system. Then based on these primitives, it collects communication trace. Real-time collected traces are transmitted to a dedicated computer for further analysis. Evaluation shows that with the use of proper compression in hardware, HCPM can transmit at least five processors' communication traces with a single Gigabit Ethernet link.
Starting Page	580
Ending Page	583
File Size	327458
Page Count	4
File Format	PDF
ISBN	9781467324229
e-ISBN	9780769548074
DOI	10.1109/CLUSTER.2012.12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-09-24
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Program processors Engines Measurement Computer architecture Computers Scalability Prototypes
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Using an Object-Based Active Storage Framework to Improve Parallel Storage Systems

Performance scalability in switching system software

Polymorphic processors: how to expose arbitrary hardware functionality to programmers?

Managing Dynamic Reconfiguration for Fault-tolerance on a Manycore Architecture

SCTXPF: Scalable Context Delivery Platform

Liquid architecture

An architecture for real-time inference engines on personal computers

Design of HPC Node with Heterogeneous Processors

Scenario-based design space exploration of MPSoCs

Design of Hardware-Based Communication Performance Measurement Tool

Similar Documents

Using an Object-Based Active Storage Framework to Improve Parallel Storage Systems

Performance scalability in switching system software

Polymorphic processors: how to expose arbitrary hardware functionality to programmers?

Managing Dynamic Reconfiguration for Fault-tolerance on a Manycore Architecture

SCTXPF: Scalable Context Delivery Platform

Liquid architecture

An architecture for real-time inference engines on personal computers

Design of HPC Node with Heterogeneous Processors

Scenario-based design space exploration of MPSoCs

Design of Hardware-Based Communication Performance Measurement Tool