NDLI: A Parallel Rectangle Intersection Algorithm on GPU+CPU

Content Provider	IEEE Xplore Digital Library
Author	Shih-Hsiang Lo Che-Rung Lee Yeh-Ching Chung I-Hsin Chung
Copyright Year	2011
Abstract	In this paper, we investigate efficient algorithms and implementations using GPU plus CPU to solve the rectangle intersection problem on a plane. The problem is to report all intersecting pairs of iso-oriented rectangles, whose parallelization on GPUs poses two major computational challenges: data partition and the massive output. The algorithm we presented is called PRI-GC, Parallel Rectangle Intersection algorithm on GPU+CPU, which consists of two phases: mapping and intersection-checking. In the mapping phase, rectangles are hashed into different subspaces (called cells) to reduce the unnecessary intersection checking for far-apart rectangles. In the intersection-checking phase, pairs of rectangles within the same cell are examined in parallel, and the intersecting pairs of rectangles are reported. Several optimization techniques, including rectangles re-ordering, output data compressing/encoding, and the execution overlapping of GPU and CPU, are applied to enhance the performance. We had evaluated the performance of PRI-GC and the result shows over 30x speedup against two well-implemented sequential algorithms on single CPU. The effectiveness of each optimization technique for this problem was evaluated as well. Several parameters, including different degrees of rectangle coverage, different block sizes, and different cell sizes, were also experimented to explore their influences on the performance of PRI-GC.
Starting Page	43
Ending Page	52
File Size	2112058
Page Count	10
File Format	PDF
ISBN	9781457701290
DOI	10.1109/CCGrid.2011.13
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-05-23
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Instruction sets Graphics processing unit Algorithm design and analysis Partitioning algorithms Heuristic algorithms Kernel Arrays Parallel Algorithms Rectangle Intersection CUDA
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Implementation of graph algorithms over GPU: A comparative analysis

Image Authentication Algorithm on GPU

Direction-Optimizing Breadth-First Search on CPU-GPU Heterogeneous Platforms

Fast map projection on CUDA

Parallelizing Dynamic Time Warping Algorithm Using Prefix Computations on GPU

Parallel Algorithms for Approximate String Matching with k Mismatches on CUDA

An efficient parallel motion estimation algorithm and X264 parallelization in CUDA

An Efficient Graph Isomorphism Algorithm Based on Canonical Labeling and Its Parallel Implementation on GPU

Solving a kind of BVP for ODEs on heterogeneous CPU + CUDA-enabled GPU systems

A Parallel Rectangle Intersection Algorithm on GPU+CPU

Similar Documents

Implementation of graph algorithms over GPU: A comparative analysis

Image Authentication Algorithm on GPU

Direction-Optimizing Breadth-First Search on CPU-GPU Heterogeneous Platforms

Fast map projection on CUDA

Parallelizing Dynamic Time Warping Algorithm Using Prefix Computations on GPU

Parallel Algorithms for Approximate String Matching with k Mismatches on CUDA

An efficient parallel motion estimation algorithm and X264 parallelization in CUDA

An Efficient Graph Isomorphism Algorithm Based on Canonical Labeling and Its Parallel Implementation on GPU

Solving a kind of BVP for ODEs on heterogeneous CPU + CUDA-enabled GPU systems

A Parallel Rectangle Intersection Algorithm on GPU+CPU