NDLI: High-frequency offset-compensated CMOS current-feedback operational amplifier

Content Provider	IEEE Xplore Digital Library
Author	Djebbi, M. Assi, A. Sawan, M.
Copyright Year	2004
Description	Author affiliation: Dept. of Electr. Eng., Ecole Polytechnique de Montreal, Que., Canada (Djebbi, M.; Assi, A.; Sawan, M.)
Abstract	A high-frequency current feedback operational amplifier (CFOA) with an on-chip current-mode input offset voltage compensation circuit is implemented in a 0.18/spl mu/m CMOS process. The technique used to reduce the offset voltage is based on the variation of bias currents of the input buffer as a function of the detected error. Simulation results of the compensated CFOA, show 50% reduction of the input offset voltage, 71 dB open loop gain, 160 MHz bandwidth, and power consumption less than 1.5 mW from 1.8 V supply voltage. Measurements of 5 prototypes demonstrated the effectiveness of the compensation technique and the high-frequency performance of the designed CFOA. From these measurements we obtained a 70 dB open loop gain, a 152 MHz unity-gain bandwidth which is a little bit lower than the simulated one, and more than a 50% reduction of the input offset voltage.
Sponsorship	IEEE Circuits and Syst. Soc. Arab Acad. for Sci. Technol. and Maritime Transport
Starting Page	193
Ending Page	196
File Size	1217090
Page Count	4
File Format	PDF
ISBN	0780382943
ISSN	15483746
DOI	10.1109/MWSCAS.2003.1562251
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-12-27
Publisher Place	Egypt
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Operational amplifiers Bandwidth Feedback circuits CMOS process Topology Circuit simulation Gain Threshold voltage MOS devices Laboratories high-frequency Operational amplifier CFOA current mode circuits offset compensation
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in