NDLI: An efficient macroblock-sync decoding architecture for MPEG-4 FGS video

Content Provider	IEEE Xplore Digital Library
Author	Hsi-Kang Tsao Yi-Shin Tung Ja-Ling Wu
Copyright Year	2002
Abstract	MPEG-4 amendment 2 provides a new coding technique, Fine Granularity Scalability (FGS), which provides the fine-granular rate adjustment capability. This property meets the growing need of streaming video over bandwidth-varying environment. By coding bitplanes of DCT residues from the most significant bit (MSB) to the least significant bit (LSB), FGS makes the compressed bitstream able to be truncated at any location. The resultant video quality would gradually be refined with the increase of the received bitstream. However, an extra frame buffer for storing bit-values of decoded DCT residues and several times of buffer scanning/accessing for accumulating these residues make FGS difficult to be implemented efficiently, especially in memory-constraint system (for example, PDA, smart phone and TablePC). In this paper, we present a Macroblock-Sync decoding process for FGS decoding, which reduces the extra buffer requirement and decreasing the memory-access frequency at the same time. In our design, all processes of the same macroblock (originally done in the base and enhancement decoders respectively) are operated simultaneously. The proposed decoding architecture provides a distinct data-access order and results in a better cache utilization, which overcomes the two above-mentioned problems when realizing the FGS decoder. In our experiments, up to 80% speedup can be achieved.
Sponsorship	IEEE Circuits & Syst. Soc. School of Electr. & Comput. Eng. at Oklahoma State Univ
File Size	316977
File Format	PDF
ISBN	0780375238
DOI	10.1109/MWSCAS.2002.1187199
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-08-04
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Decoding MPEG 4 Standard Video compression Discrete cosine transforms Buffer storage Scalability Streaming media Smart phones Frequency Process design
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in