NDLI: Computation of design values for class E amplifier without using waveform equations

Please wait, while we are loading the content...

2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)

2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)

2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS)

2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)

2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS)

2010 53rd IEEE International Midwest Symposium on Circuits and Systems

2009 52nd IEEE International Midwest Symposium on Circuits and Systems

2008 51st Midwest Symposium on Circuits and Systems

2007 50th Midwest Symposium on Circuits and Systems

2006 49th IEEE International Midwest Symposium on Circuits and Systems

48th Midwest Symposium on Circuits and Systems, 2005.

The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04.

2003 46th Midwest Symposium on Circuits and Systems

The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002.

Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257)

Volume 2 - 2001

Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257)

An investigation into the use of a keypad-isomorphic symbolism as a method to increase the speed of human-computer interaction

A new text-independent method for phoneme segmentation

Optimal mapping from chromosome space to feature space for solving sequential pattern recognition problems

An application of wavelet transform to fault location and its implementation on FPGA

RISC system design in an FPGA

Optimal-weights sensors-measurement fusion using genetic algorithms

Intelligent control of a direct-drive robot using multi-stage fuzzy logic

Robotic mimicking control system

Exact and heuristic algorithms for low-energy code compression in performance and memory constrained embedded systems

Implementation, verification and synthesis of the Gigabit Ethernet 1000BASE-T physical coding sublayer

VLSI architecture of QMF for DWT integrated system

A label search chip with cache-based CAM architecture

High performance CMOS programmable logic array design

VLSI implementation of a high speed block-cipher module

Detection of late potentials in electrocardiogram signals in both time and frequency domains using artificial neural networks

A mixed mode neuro-VLSI chip for high speed applications

Chaotic switching system using mixed-mode chaotic circuit

Adaptive format conversion for video scalability at low enhancement bitrates

Minimizing cross-talk for multi-channels VLSI analog chips

High performance CMOS static logic circuit design

A digitally programmable VGA [variable gain amplifier]

A low glitch SiGe BiCMOS current switch for high performance D/A converters

A 622 MHz stand-alone LVDS driver pad in 0.18-/spl mu/m CMOS

A voltage-controlled oscillator for a 300 MHz high-temperature transceiver realized in 0.5 /spl mu/m SOS technology

Impact of the university environment and VLSI fabrication services on mixed-signal design in a university research setting

Nonlinear model-based dynamic recurrent neural network

Hybrid dynamic neural learning (HDNL) in control applications

Learning spatial and expertise distribution coordination in multiagent systems

System identification using a Fourier/Hopfield neural network

Formal verification of a microprocessor control

Formal verification and performance evaluation of logic integrated systems based on hierarchical analysis

A new test structure for short and long distance mismatch characterization of submicron MOS transistors

Modeling and verification of iterated systems and protocols

Congruent weak conformance

Gas load forecasting model input factor identification using a genetic algorithm

Software system integration methodology using formal specifications

Developing a distributed architecture for design rule checking

Development strategies for durable hardware language descriptions of analog and mixed signal circuits

Utilizing output signatures to enhance semantic matching

A method of disturbance detection and identification

Blind source recovery: some implementation and performance issues

Fault detection of analog circuits using neural networks and Monte-Carlo analysis

An analog implementation of radial basis neural networks (RBNN) using BiCMOS technology

BP-based learning system with analog neuro-LSI

Boolean Hebb rule for binary associative memory design

A wireless MEMS application with dynamic data and strap support system

An on chip signal processing and Fabry-Perot sensor using multi-slopes architecture

Fabrication of thin film piezoelectric ultrasonic transducer

Wireless MEMS tested within the context of a transparent sensor

Gain-scheduling H/sup /spl infin// control of a pneumatic muscle using wireless MEMS sensors

A methodology for the design of digital periodic controllers for simultaneous performance

ADC and AGC requirements of a direct-sequence spread spectrum signal

Versatile current-mode loser-take-all circuits for analog decoders

A semi-blind LMMSE multiuser detector for DS-CDMA using a subspace noise estimator

Quantitative analysis of microwave frequency multiplication in MESFET/HEMT devices

An RF-based IEEE 1394 ground isolator designed in a silicon-on-insulator process [deep-space applications]

Nonlinear charge modeling for FET large-signal simulation and its importance for IP3 and ACPR in communication circuits

A new transimpedance preamplifier topology for high-frequency applications

Effects of active microwave device parameters on microwave harmonic frequency generators

InP double heterojunction bipolar transistor linear-efficient power amplifiers

7 decade low frequency switched capacitor oscillator

Analysis and simulation of low-frequency feed-forward linearization

A low-sensitivity switched-capacitance VCO

High frequency models of PCB-based transformers

Exploiting bondwire parasitic impedance in the design of a 1.6 GHz narrow-band CMOS low noise amplifier

CMOS RF mixer no-linearity design

CMOS limiters with RSSIs for Bluetooth receivers

A 1.75 GHz inductor-less CMOS low noise amplifier with high-Q active inductor load

A current-mode 5/sup th/ order elliptic lowpass filters

An RF CMOS cascode LNA with current reuse and inductive source degeneration

Analysis and optimization of noise in bipolar RF harmonic mixers

A digitally controlled CMOS RF power amplifier

Positive feedback CMOS charge-pump circuits for PLL applications

Three dimensional transmission lines and special elements design

Improved modeling for transit time and excess phase delay of advanced bipolar transistors at high current densities

A new universal biquad using CDBAs

Multilevel monolithic 3D inductors on silicon

A deep sub-micron SRAM cell design and analysis methodology

On the nonlinearity of integrators in continuous-time delta-sigma modulators

A fully integrated dual-mode frequency synthesizer for GSM and Wideband CDMA in 0.5/spl mu/m CMOS

A novel absolute value representation of continuous piecewise linear functions

Single-resistance-controlled sinusoidal oscillators employing single FTFN and grounded capacitors

A coupled two-stage ring oscillator

A digital-trim controlled on-chip RC oscillator

DC-offset and 1/f noise effects on AC-coupled direct-conversion receiver

A compact approach for the design of a dual-band low-noise amplifier

Characterization of two standard CMOS EEPROM designs

Direct digital frequency synthesis using nonlinear digital-to-analog conversion

A statistical MOS model for CAD of submicrometer analog IC's

Averaging correlation for C/A code acquisition and tracking in frequency domain

An automatic medical-assistance diagnosis system applicable on X-ray images

An FSK demodulator for Bluetooth applications having no external components

A VHDL software model for networking smart transducers through Bluetooth technology

Optimization of MPEG-4 GA AAC on general PC

System requirements for super Terabit routing

System-on-a-chip design methodologies and issues for transducer-to-pico-network applications

Design methods for fabrication of an analog network protocol chip

Fast Fourier Transform for high speed OFDM wireless multimedia system

A system to improve the quality of information gained from multiple data sources

A 5-V/1.5-V, 60-A interleaved four-phases voltage regulator module based on a new control technique

Phase shift control of zero-voltage-ripple rectifier

An interleaved low-voltage half-bridge converter with master-slave peak current control

Computation of design values for class E amplifier without using waveform equations

Impact of current sensing resistor on required MOSFET aspect ratio in PWM converters

A novel soft-switching power factor correction AC/DC converter

Voltage regulator module with interleaved synchronous buck converters and novel voltage-mode hysteretic control

A high-frequency single-side PWM multiple bus distributed power system

Solutions for hot-swap problem in parallel low output voltage AC/DC converters with multiple outputs

Direct Haar-space control for DC motors

Simple criteria to evaluate a converter as an active power factor corrector

Reference to output frequency compensation of bidirectional DC-DC converter

Volume 1 - 2001

Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144)

42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356)

1998 Midwest Symposium on Circuits and Systems (Cat. No. 98CB36268)

Proceedings of 40th Midwest Symposium on Circuits and Systems. Dedicated to the Memory of Professor Mac Van Valkenburg

Proceedings of the 39th Midwest Symposium on Circuits and Systems

38th Midwest Symposium on Circuits and Systems. Proceedings

Proceedings of 1994 37th Midwest Symposium on Circuits and Systems

Proceedings of 36th Midwest Symposium on Circuits and Systems

[1992] Proceedings of the 35th Midwest Symposium on Circuits and Systems

[1991] Proceedings of the 34th Midwest Symposium on Circuits and Systems

Proceedings of the 33rd Midwest Symposium on Circuits and Systems

Proceedings of the 32nd Midwest Symposium on Circuits and Systems,

Computation of design values for class E amplifier without using waveform equations

Content Provider	IEEE Xplore Digital Library
Author	Sekiya, H. Mori, S. Sasase, I. Lu, J. Yahagi, T.
Copyright Year	2001
Description	Author affiliation: Graduate Sch. of Sci. & Technol., Chiba Univ., Japan (Sekiya, H.)
Abstract	This paper presents a novel design procedure for a class E amplifier without using waveform equations. By the proposed design procedure, the class E amplifier can be designed regardless of Q factor of resonant circuit, or existence of the switch on the resistor. The benefits of the proposed design procedure is that it is unnecessary to derive waveform equations. Therefore, we can design class E amplifier more easily than the conventional design procedure. We design a class E amplifier by using the proposed design procedure and carry out the circuit experiments. We can find that the experimental results agree well with calculation results, and show the validity of the proposed design procedure.
Sponsorship	IEEE Circuits and Syst. Soc.
Starting Page	960
Ending Page	963
File Size	282981
Page Count	4
File Format	PDF
ISBN	078037150X
DOI	10.1109/MWSCAS.2001.986347
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-08-14
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches Q factor RLC circuits Switching circuits Resistors Circuit topology Table lookup Design engineering Computer science Power amplifiers
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in