NDLI: Two low-voltage high-speed CMOS frequency-insensitive PWM signal generators based on relaxation oscillator

Content Provider	IEEE Xplore Digital Library
Author	Siripruchyanun, M. Koseeyaporn, P. Koseeyaporn, J. Wardkein, P.
Copyright Year	2004
Description	Author affiliation: Dept. of Teacher Training in Electr. Eng., King Mongkut's Inst. of Technol., Bangkok, Thailand (Siripruchyanun, M.; Koseeyaporn, P.)
Abstract	In this paper, two new simple PWM (Pulse Width Modulation) signal generators based on a modified CMOS relaxation oscillator are introduced. Translinear current dividers are proposed to improve the circuit performance such that it is frequency insensitive to the magnitude of an input signal. In addition, the precise PWM signal can be easily achieved under low voltage consumption and the output frequency can be ranged up to several megahertz. Furthermore, both voltage and current modulating signals can be applied. Based on the features and the simplicity of the circuits, it is very suitable for developing into Integrated Circuit (IC) form in communication applications. The simulation results through PSPICE show a good agreement with theoretical anticipation.
Sponsorship	IEEE Circuits and Syst. Soc
File Size	299278
File Format	PDF
ISBN	078038251X
DOI	10.1109/ISCAS.2004.1329116
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-05-23
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pulse width modulation Signal generators Oscillators Application specific integrated circuits Space vector pulse width modulation Circuit optimization Frequency conversion Low voltage Circuit simulation SPICE
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in