NDLI: Unified cellular neural network cell dynamical equation using delta operator

Content Provider	IEEE Xplore Digital Library
Author	Reddy, H.C. Moschytz, G.S.
Copyright Year	1997
Description	Author affiliation: Dept. of Electr. Eng., California State Univ., Long Beach, CA, USA (Reddy, H.C.)
Abstract	The signal processing algorithms based on conventional shift operator tend to be ill-conditioned in situations involving fast sampling and shorter wordlength. To alleviate this problem delta operator based analysis and design has been proposed for high speed digital signal processing and control systems. The advantage for delta (/spl delta/) operator seems to come from the fact as sampling period T/sub s//spl rarr/0, the discrete time system process resembles that of continuous time system. In this paper we develop a unified cellular neural network (CNN) cell model using the delta operator approach. The model gives a general discrete-time (DT) CNN cell dynamics in which the sampling period T/sub s/ is an explicit parameter. As T/sub s//spl rarr/0, we get the continuous time (CT)-CNN equation. Several results connected with the stability and robustness of CT-CNN and DT-CNN can be linked using this approach. This approach highlights the similarities, rather than the differences between discrete and continuous CNNs, thus allowing continuous insights to be applied to the discrete CNN case. Further, more importantly from the implementation point of view, delta operator based DT-CNN cell design can be obtained using /spl delta//sup -1/ as an integrator {instead of a delay (z/sup -1/)}. The /spl delta//sup -1/ integrator can be realized using switched current/switched capacitor circuits. The dynamic circuit element in the DT-CNN is thus "/spl delta//sup -1/".
Starting Page	577
Ending Page	580
File Size	372050
Page Count	4
File Format	PDF
ISBN	078033583X
DOI	10.1109/ISCAS.1997.608822
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1997-06-12
Publisher Place	Hong Kong
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Cellular neural networks Equations Signal sampling Robust stability Signal processing algorithms Signal analysis Signal design Digital signal processing Process control Control systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in