NDLI: Binary cellular neural/nonlinear network with programmable floating-gate neurons

Content Provider	IEEE Xplore Digital Library
Author	Flak, J. Laiho, M. Halonen, K.
Copyright Year	2005
Description	Author affiliation: Electron. Circuits Design Lab., Helsinki Univ. of Technol., Finland (Flak, J.)
Abstract	This paper presents an implementation of a cellular neural/nonlinear network (CNN) with capacitively coupled neurons that are based on the floating-gate MOSFET (FG-MOS) technology. The circuit is intended for processing black and white (B/W) images. A neuron state is determined by charge distribution in the input of a FG-MOS inverter. The capacitive couplings to the neighbors are one-bit programmable, while the bias template can be programmed with two bits. Also, a fixed state map (transient mask) is included in the cell. The operation of an 8/spl times/8 network is illustrated by simulations of selected templates.
Sponsorship	Nat. Sci. Council, Taiwan Minist. of Educ., Taiwan IEEE Circuits and Syst. Soc. IEEE, Taipei Chapter IEEE Circuits and Syst. Soc., Taipei and Tainan Chapters IEEE Computational Intelligence Soc., Taipei Chapter Nat. Chiao Tung Univ., Taiwan The Pazmany Peter Catholic Univ., Budapest
Starting Page	270
Ending Page	273
File Size	724636
Page Count	4
File Format	PDF
ISBN	0780391853
DOI	10.1109/CNNA.2005.1543213
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-05-28
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Cellular networks Neurons Capacitors Coupling circuits Switches Cellular neural networks Laboratories Capacitance Electronic circuits Microelectronics
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Template design for binary-programmable cellular nonlinear networks

Effect of mismatch on the reliability of binary-programmable CNNs

A Field Programmable Analog Array using floating gates for high resolution tuning

Cellular nonlinear network implementation for packet selection

Autonomous Ratio-Memory Cellular Nonlinear Network (ARMCNN) for Pattern Learning and Recognition

Programmable Floating Gate FPAA Switches Are Not Dead Weight

An Analog Neural Network Processor With Programmable Network Topology

A new compact neuron-bipolar cellular neural network structure with adjustable neighborhood layers and high integration level

A programmable cellular neural network circuit

Binary cellular neural/nonlinear network with programmable floating-gate neurons

Similar Documents

Template design for binary-programmable cellular nonlinear networks

Effect of mismatch on the reliability of binary-programmable CNNs

A Field Programmable Analog Array using floating gates for high resolution tuning

Cellular nonlinear network implementation for packet selection

Autonomous Ratio-Memory Cellular Nonlinear Network (ARMCNN) for Pattern Learning and Recognition

Programmable Floating Gate FPAA Switches Are Not Dead Weight

An Analog Neural Network Processor With Programmable Network Topology

A new compact neuron-bipolar cellular neural network structure with adjustable neighborhood layers and high integration level

A programmable cellular neural network circuit

Binary cellular neural/nonlinear network with programmable floating-gate neurons