NDLI: Trends in bipolar static random access memory (SRAM) design

Please wait, while we are loading the content...

Proceedings of the 1991 Bipolar Circuits and Technology Meeting

Proceedings on Bipolar Circuits and Technology Meeting

Proceedings of the Bipolar Circuits and Technology Meeting

80 ps 30000 gates ECL gate array E-30000VH

A low power bipolar ECL standard cell library utilizing a novel design methodology and complementary bipolar driver

Masterslice II: a quick turnaround prototyping and production tool for gigahertz ICs

Wiring space estimation for ECL gate arrays

1.5 nsec ECL-PAL realization using advanced single poly technology

High performance analog to digital converter architectures

A 10-bit 60 Msps flash ADC

A 10 bit 40 MHz ADC using 0.8 mu m Bi-CMOS technology

A monolithic 12-bit multiplying DAC for NTSC and HDTV applications

Design issues for SiGe heterojunction bipolar transistors

Heterojunction bipolar transistors: status and directions

Modeling and analysis of GaAs/AlGaAs heterojunction bipolar transistors for improved current gain and f/sub T/

Technology and physics of polysilicon emitters

Vertical scaling of the polysilicon emitter/implanted base structure

Electrical transport properties in polysilicon emitters investigated by variation of poly-Si thickness

Polysilicon emitter technology

Comparison between poly emitter bipolar characteristics with and without native oxide layers under various processes

Poly Si-Si interfacial oxide ball-up mechanism and its control for 0.8 mu m BiCMOS VLSIs

Minimizing noise in analog bipolar circuit design

A complementary bipolar operational amplifier with feed-forward compensation

A 3 nV//sup n/ square root Hz, DC-precise, JFET operational amplifier

A wideband low-offset current-feedback op amp design

A rad-hard, low-noise, high-speed, BiFET charge preamplifier for the Superconducting Supercollider

A GaAs HBT ultra-linear video amplifier gain cell

A BiFET differential current-mode transceiver for the intelligent peripheral interface

The influence of the interface trap density on the performance of bipolar devices

Temperature dependence of emitter-base reverse stress degradation and its mechanism analyzed by MOS structures

Suppression of poly emitter bipolar hot carrier effects in an advanced BiCMOS technology

A two-dimensional analysis of output overshoot mechanism in DAC current switch

Lateral npn bipolar transistor for high current gain applications at reduced temperatures

Sub-100 ps silicon bipolar ECL circuit operation at liquid nitrogen temperatures

A localized collector implant to improve uniformity of polysilicon bipolar transistors

Local thermal effects in high performance bipolar devices/circuits

Low-power high-speed ECL circuit with 0.5- mu m rule and 30-GHz f/sub T/ technology

CBIC-V, a new very high speed complementary silicon bipolar IC process

Low cost and high performance BiCMOS processes: a comparison

Single polysilicon layer advanced super high-speed BiCMOS technology

Boron-doped emitters for high-performance vertical pnp transistors

Integration of vertical pnp transistors in a double-polysilicon Bi-CMOS process

Optimization of a bipolar double polysilicon technology using partial factorial arrays and response surface methods

Application of lightly doped buried-layer for the reduction of the interconnection and junction capacitances

Trends in bipolar static random access memory (SRAM) design

SCR memory cell modeling and characterization

An efficient method to simulate series-gated ECL

Optimization of advanced bipolar ECL gates through statistical circuit simulation

Auto-synthesis of series-gated emitter-coupled logic

High performance bipolar MSI standard logic using standard cells

Full-swing complementary BiCMOS logic circuits

Modeling issues for advanced bipolar device/circuit simulation

A compact physically-based bipolar transistor model

Experience with the new compact MEXTRAM model for bipolar transistors

Transit time of high-speed bipolar transistors in dependence on operating point, technological parameters, and temperature

A Gummel-Poon model for single and double heterojunction bipolar transistors

A large signal DC model for GaAs/Ga/sub 1-x/Al/sub x/As heterojunction bipolar transistors

Statistical IC simulation based on independent wafer extracted process parameters and experimental designs

Automatic bipolar ASIC wafer testing up to 5 GHz

The determination of SPICE Gummel-Poon parameters by a merged optimization-extraction technique

Self-consistent parameter extraction for simulation models

An N:1 time-voltage matrix encoded transmission system

A chipset for gigabit rate data communication (using optical fibres)

11.4 Gb/s multiplexer for future broadband communications networks

A digitally programmable delay chip with picosecond resolution

Process simulation high performance bipolar and BiCMOS devices

Scaling of bipolar transistor analog properties for mixed analog/digital BiCMOS

BiCMES and BiCMOD: bipolar-FET logic configurations for high speed applications

Proceedings of the 1989 Bipolar Circuits and Technology Meeting (Cat. No.89CH2771-4)

F/sub T/ and R/sub B/S-parameter characterization using the common-collector mode

Proceedings of the 1988 Bipolar Circuits and Technology Meeting,

Trends in bipolar static random access memory (SRAM) design

Content Provider	IEEE Xplore Digital Library
Author	Herndon, W.H.
Copyright Year	1989
Description	Author affiliation: Integraph Corp., Palo Alto, CA, USA (Herndon, W.H.)
Abstract	A comparison of the high-performance static random access memories (SRAMs) of today to those of 20 years ago (1969) shows that the performance has been increased by a factor of 10 while costs have been improved by a factor of 100. An overview of SRAM circuits is provided, covering early configurations; ECL memory cells; alpha-particle soft errors; cross-coupled SCR cells; I/sup 2/L (or MTL); BiCMOS and CMOS RAMs with ECL I/O: and cache-size requirements for high-performance systems. It is seen that the consistent evolutionary path has been to maximize performance by minimizing the power dissipation in the inactive portion of the circuit. High-performance computing systems require cache/main-memory combinations capable of matching processor speed. In these systems, the delay of the interconnect communicating with the cache is a significant portion of the total cycle time.<>
Starting Page	203
Ending Page	208
File Size	482141
Page Count	6
File Format	PDF
DOI	10.1109/BIPOL.1989.69492
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1989-09-18
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	SRAM chips Random access memory Costs Thyristors BiCMOS integrated circuits CMOS memory circuits Power dissipation Delay systems Delay effects Integrated circuit interconnections
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in