NDLI: New optimizations for carrier synchronization in single carrier systems

Content Provider	IEEE Xplore Digital Library
Author	Gunnam, K. Chadha, K. Yeary, M.
Copyright Year	2005
Description	Author affiliation: Schlumberger, Sugarland, TX, USA (Gunnam, K.; Chadha, K.)
Abstract	Single carrier digital communication systems such as M-PSK and M-QAM require the use of carrier synchronization in frequency and phase. In this paper, we present new optimizations that simplify the core operations involved in the synchronization process, namely the implementation of the numerically controlled oscillator (NCO) and the phase detector. These mathematical optimizations are generic in nature and can be applied to various DSP implementations such as fixed-point and floating-point implementations. One of the benefits of these optimizations is that look up tables for calculating typical trigonometry functions such as the complex exponential and arc tangent are not required. Results of some example implementations on the Texas Instruments fixed point DSP TMS320VC54x and the Analog Devices floating point DSP SHARC2106x are reported in the results section of this paper.
Sponsorship	IEEE Signal Processing Soc
File Size	448872
File Format	PDF
ISBN	0780388747
ISSN	15206149
DOI	10.1109/ICASSP.2005.1416390
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-03-23
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Frequency synchronization Oscillators Phase detection Detectors Phase locked loops Digital signal processing Analog-digital conversion Clocks Timing Matched filters
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On Optimum Digital Phase-Locked Loops

A new 40 GHz analog phase shifter using phase-locked loops

Simulation of acquisition in phase-locked loops incorporating phase-frequency detectors

Digital phase locked loop

A universal simulation model for SONET/SDH synchronization networks

A digital designer's guide to phase-locked loop clock drivers

Optimum LSI implementation for a digital phase-locked loop

A Single-chip Digital PLL System For TV Image Processing

Timing and carrier recovery techniques in DSP based digital receivers

New optimizations for carrier synchronization in single carrier systems

Similar Documents

On Optimum Digital Phase-Locked Loops

A new 40 GHz analog phase shifter using phase-locked loops

Simulation of acquisition in phase-locked loops incorporating phase-frequency detectors

Digital phase locked loop

A universal simulation model for SONET/SDH synchronization networks

A digital designer's guide to phase-locked loop clock drivers

Optimum LSI implementation for a digital phase-locked loop

A Single-chip Digital PLL System For TV Image Processing

Timing and carrier recovery techniques in DSP based digital receivers

New optimizations for carrier synchronization in single carrier systems