NDLI: An Automatic Design Technique for Hardware System of ATS

Content Provider	IEEE Xplore Digital Library
Author	Baojiang Sun Honglei Qin Shituan Shen
Copyright Year	2006
Description	Author affiliation: Beijing Univ. of Aeronaut. & Astronaut., Beijing (Baojiang Sun; Honglei Qin; Shituan Shen)
Abstract	The hardware development of automatic test system (ATS) is the design foundation of system. Traditionally, hardware design is a manual effort, and then based on it, the ATS software is developed. The disadvantages of manual design are obvious: heavy workload, depending on the experience of developers, limiting the quality, efficiency and standardization of hardware design, and being difficult in design data updating. As a result, the performance of the whole test system is affected. Focusing research on ATS design flows, this paper presents an automatic design technique for hardware system of ATS. During the design process, the only need is to input test points information of unit under test (UUT) and test requirements based on UUT model, and then the development platform will use several new design techniques such as automatic matching between instrument ports and UUT test points, general purpose ports design, automatic switch network generation, ITA auto-routing, and ATS self-test adapter design and so on to finish automatically a series of ATS hardware design works, which are hardware configuration, ITA design, system self-test adapter design, and fabrication drawing generation of ITA, self-test adapter and cables, etc. Developer can also choose the design solution that best fits the need from alternatives provided by development platform. This technique can significantly decrease design to factory implementation time and cost, and increase the degree of standardization and generalization of ATS.
Starting Page	386
Ending Page	396
File Size	11080992
Page Count	11
File Format	PDF
ISBN	1424400511
ISSN	10887725
DOI	10.1109/AUTEST.2006.283693
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-09-18
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware System testing Automatic testing Built-in self-test Standardization Switches Process design Instruments Fabrication Cables
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in