NDLI: START: System Testability Analysis and Research Tool

Content Provider	IEEE Xplore Digital Library
Author	Pattipati, K.R. Deb, S. Dontamsetty, M. Maitra, A.
Copyright Year	1990
Description	Author affiliation: Dept. of Electr. & Syst. Eng., Connecticut Univ., Storrs, CT, USA (Pattipati, K.R.; Deb, S.; Dontamsetty, M.; Maitra, A.)
Abstract	A brief overview of the Systems Testability Analysis and Research Tool (START) software package for automatic test sequencing and testability analysis of complex hierarchically described modular systems is presented. It consists of algorithms based on information theory, heuristic search, and graph theory to solve various facets of the test sequencing and testability analysis problems. A system is modeled in the failure space as a hierarchical directed graph with nodes denoting modules and test points and AND nodes denoting redundancy. Interconnections among the nodes denote their immediate functional dependencies. START supports hierarchical testing in accordance with the maintenance strategy; a failure source may be isolated to a component or a module at any level, e.g. LRU (line replaceable unit), SRU (shop replaceable unit), etc. Other practical features include options to integrate diagnosis with repair (after partial diagnosis) and to optimize test time, test cost, or test and repair cost. An interactive menu-mouse graphical interface serves as a high-level front end to these algorithms and enables the user to graphically enter and modify hierarchical functional models of systems.<>
Starting Page	395
Ending Page	402
File Size	772660
Page Count	8
File Format	PDF
DOI	10.1109/AUTEST.1990.111540
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1990-09-17
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	System testing Software testing Circuit testing Automatic testing Circuit faults Production facilities Very large scale integration Software packages Algorithm design and analysis Cost function
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

START: System Testability Analysis and Research Tool

Testability measure and analysis

A new software tool for testability analysis of complex VLSI devices

Random testability analysis: comparing and evaluating existing approaches

Design for testability—A survey

Test time reduction in scan designed circuits

A comparative evaluation of adders based on performance and testability

Intermittent scan chain fault diagnosis based on signal probability analysis

Controller resynthesis for testability enhancement of RTL controller/data path circuits

START: System Testability Analysis and Research Tool

Similar Documents

START: System Testability Analysis and Research Tool

Testability measure and analysis

A new software tool for testability analysis of complex VLSI devices

Random testability analysis: comparing and evaluating existing approaches

Design for testability&#8212;A survey

Test time reduction in scan designed circuits

A comparative evaluation of adders based on performance and testability

Intermittent scan chain fault diagnosis based on signal probability analysis

Controller resynthesis for testability enhancement of RTL controller/data path circuits

START: System Testability Analysis and Research Tool

Design for testability—A survey