NDLI: A parameterizable and process retargetable high speed DAC for digital radio applications

Content Provider	IEEE Xplore Digital Library
Author	Wittmann, R. Bierbaum, D. Schardein, W. Matei, E.
Copyright Year	1999
Description	Author affiliation: Nokia Res. Center, Bochum, Germany (Wittmann, R.)
Abstract	A flexible generator for fast and accurate trimless potentiometric digital-to-analog converters has been developed. The chosen implementation style focuses on reusability. A conventional mixed signal design framework has been selected for implementation. An implemented resistor optimization technique guarantees an optimum yield in a given technology process without the need for error correction. Digital-to-analog converters with resolution up to 16 bit can be generated. For a digital radio system a 10-bit 85 MHz, and a 12-bit 100 kHz DAC were fabricated in a 0.35 /spl mu/m standard CMOS process with same generator. The design time coming from high level specification down to GDSII-level was less than 2 weeks for the high speed 10-bit converter, for the slow 12 bit converter less than 3 days.
Starting Page	404
Ending Page	408
File Size	349151
Page Count	5
File Format	PDF
ISBN	0780356322
DOI	10.1109/ASIC.1999.806543
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-09-18
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Digital communication Resistors CMOS technology Error correction Digital-analog conversion Signal resolution CMOS process Analog-digital conversion Signal processing Signal design
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Chinese Abacus DAC for Video Applications

A 667 ns, 12-bit two-step flash ADC

A new CCII-based pipelined analog to digital converter

Progress in high-speed and high-resolution CMOS data converters

Design techniques for 1.5-V low-power CMOS current-mode cyclic analog-to-digital converters

Systematic design for optimization of high-speed self-calibrated pipelined A/D converters

Speed-power-accuracy tradeoff in high-speed CMOS ADCs

High speed analog-to-digital converter for software radio applications

A Pipelined 12-bit Analog-to-Digital Converter with Continuous On-Chip Digital Correction

A parameterizable and process retargetable high speed DAC for digital radio applications

Similar Documents

A Chinese Abacus DAC for Video Applications

A 667 ns, 12-bit two-step flash ADC

A new CCII-based pipelined analog to digital converter

Progress in high-speed and high-resolution CMOS data converters

Design techniques for 1.5-V low-power CMOS current-mode cyclic analog-to-digital converters

Systematic design for optimization of high-speed self-calibrated pipelined A/D converters

Speed-power-accuracy tradeoff in high-speed CMOS ADCs

High speed analog-to-digital converter for software radio applications

A Pipelined 12-bit Analog-to-Digital Converter with Continuous On-Chip Digital Correction

A parameterizable and process retargetable high speed DAC for digital radio applications